{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T10:07:32Z","timestamp":1767262052748,"version":"3.37.3"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2018,5,1]],"date-time":"2018-05-01T00:00:00Z","timestamp":1525132800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"DFG Cluster of Excellence Cognitive Interaction Technology \u2018CITEC\u2019 (EXC\u00a0277)"},{"DOI":"10.13039\/501100005721","name":"Bielefeld University","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100005721","id-type":"DOI","asserted-by":"crossref"}]},{"name":"the BMBF Leading-Edge Cluster \u201cIntelligent Technical Systems OstWestfalenLippe\u201d"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2018,5,1]]},"DOI":"10.1109\/tpds.2017.2785799","type":"journal-article","created":{"date-parts":[[2017,12,27]],"date-time":"2017-12-27T19:17:39Z","timestamp":1514402259000},"page":"1030-1043","source":"Crossref","is-referenced-by-count":24,"title":["CoreVA-MPSoC: A Many-Core Architecture with Tightly Coupled Shared and Local Data Memories"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4943-2715","authenticated-orcid":false,"given":"Johannes","family":"Ax","sequence":"first","affiliation":[]},{"given":"Gregor","family":"Sievers","sequence":"additional","affiliation":[]},{"given":"Julian","family":"Daberkow","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3696-1316","authenticated-orcid":false,"given":"Martin","family":"Flasskamp","sequence":"additional","affiliation":[]},{"given":"Marten","family":"Vohrmann","sequence":"additional","affiliation":[]},{"given":"Thorsten","family":"Jungeblut","sequence":"additional","affiliation":[]},{"given":"Wayne","family":"Kelly","sequence":"additional","affiliation":[]},{"given":"Mario","family":"Porrmann","sequence":"additional","affiliation":[]},{"given":"Ulrich","family":"Ruckert","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"An abstract model for performance estimation of the embedded multiprocessor CoreVA-MPSoC (v1.0)","year":"2015","author":"ax","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744915"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2007.53"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"307","DOI":"10.1145\/1854273.1854313","article-title":"Partitioning streaming parallelism for multi-cores: A machine learning based approach","author":"wang","year":"2010","journal-title":"Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSoC.2012.6376362"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591569"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176640"},{"key":"ref13","article-title":"Plurality Gets Ambitious with 256 CPUs","author":"turley","year":"2010","journal-title":"Microprocessor Report"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176639"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2015.11.015"},{"key":"ref16","first-page":"1","article-title":"A multi banked—multi ported—non blocking shared L2 cache for MPSoC platforms","author":"loi","year":"2014","journal-title":"Proc Des Autom Test Eur Conf Exhib"},{"key":"ref17","article-title":"Nvidia hits HPC first with Pascal","author":"kanter","year":"2016","journal-title":"Microprocessor Report"},{"article-title":"Epiphany-V: A 1024 processor 64-bit RISC System-On-Chip","year":"2016","author":"olofsson","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176623"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2852339.2852342"},{"key":"ref4","first-page":"175","article-title":"Comparison of shared and private L1 data memories for an embedded MPSoC in 28 nm FD-SOI","author":"sievers","year":"2015","journal-title":"Proc Int Symp Embedded Multicore\/Many-core Syst -on-Chip"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.41"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169049"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2014.6972436"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45937-5_14"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2835512.2835513"},{"year":"2014","key":"ref8","article-title":"E64G401 Epiphany 64-Core Microprocessor Datasheet"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2013.6670342"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/NAS.2010.14"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763085"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774805"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-49679-5_3"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/800046.801649"},{"key":"ref21","first-page":"9","article-title":"CoreVA: A configurable resource-efficient VLIW processor architecture","author":"h\u00fcbener","year":"2014","journal-title":"Proc Int Conf Embedded Ubiquitous Comput"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2220671"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHIP.2013.6702002"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2017.19"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2015.7300041"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/8334163\/08240949.pdf?arnumber=8240949","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:22:45Z","timestamp":1642004565000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8240949\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5,1]]},"references-count":33,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2017.2785799","relation":{},"ISSN":["1045-9219"],"issn-type":[{"type":"print","value":"1045-9219"}],"subject":[],"published":{"date-parts":[[2018,5,1]]}}}