{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:18:17Z","timestamp":1740133097670,"version":"3.37.3"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"National High Technology Research and Development Program of China","award":["2012AA012701"],"award-info":[{"award-number":["2012AA012701"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["61672317"],"award-info":[{"award-number":["61672317"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2018,10,1]]},"DOI":"10.1109\/tpds.2018.2822708","type":"journal-article","created":{"date-parts":[[2018,4,3]],"date-time":"2018-04-03T18:49:53Z","timestamp":1522781393000},"page":"2360-2372","source":"Crossref","is-referenced-by-count":1,"title":["Triggered-Issuance and Triggered-Execution: A Control Paradigm to Minimize Pipeline Stalls in Distributed Controlled Coarse-Grained Reconfigurable Arrays"],"prefix":"10.1109","volume":"29","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8991-7944","authenticated-orcid":false,"given":"Yanan","family":"Lu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leibo","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yangdong","family":"Deng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian","family":"Weng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2309-572X","authenticated-orcid":false,"given":"Shouyi","family":"Yin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiyu","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","first-page":"21","article-title":"Measuring the gap between FPGAs and ASICs","author":"kuon","year":"0","journal-title":"Proc ACM\/SIGDA Int Symp Field Programmable Gate Arrays"},{"key":"ref30","first-page":"245","article-title":"Mapping of\n the AES cryptographic algorithm on a coarse-grain reconfigurable array processor","author":"garcia","year":"0","journal-title":"Proc Int Conf Appl -Specific Syst Arch Process"},{"key":"ref10","first-page":"429","article-title":"Acceleration of control flow\n on CGRA using advanced predicated execution","author":"han","year":"2010","journal-title":"Proc Int Conf Field-Programmable Technol"},{"key":"ref11","first-page":"1","article-title":"Branch-aware loop mapping on CGRAs","author":"hamzeh","year":"0","journal-title":"Proc 51st ACM\/EDAC\/IEEE Design Autom Conf"},{"key":"ref12","first-page":"142","article-title":"Triggered Instructions: A control paradigm for spatially-programmed architectures","author":"parashar","year":"0","journal-title":"Proc 40th Annu Int Symp Comput Archit"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2754930"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2486781"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.65"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1233307.1233308"},{"key":"ref17","first-page":"503","article-title":"Dynamically specialized datapaths for energy efficient computing","author":"govindaraju","year":"0","journal-title":"Proc IEEE 17th Int Symp High Perform Comput Archit"},{"key":"ref18","first-page":"1","article-title":"An\n energy-efficient coarse-grained dynamically reconfigurable fabric for multiple-standard video decoding applications","author":"liu","year":"0","journal-title":"Proc Custom Integr Circuits Conf"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-008-0162-1"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0152-8"},{"key":"ref4","first-page":"13","article-title":"A reconfigurable fabric for accelerating large-scale datacenter services","author":"putnam","year":"0","journal-title":"Proc ACM\/IEEE 41st Int Symp Comput Archit"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-6859-2_18"},{"year":"2016","key":"ref3"},{"key":"ref6","first-page":"295","article-title":"Design tradeoffs for the alpha EV8 conditional branch predictor","author":"seznec","year":"0","journal-title":"Proc 29th IEEE Ann Int Symp Comput Arch"},{"key":"ref29","first-page":"151","article-title":"Placement-and-routing-based register\n allocation for coarse-grained reconfigurable arrays","author":"sutter","year":"0","journal-title":"Proc ACM SIGPLAN\/SIGBED Conf Languages Compilers Tools Embedded Syst"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2638558"},{"key":"ref8","first-page":"1367","article-title":"State-based full predication\n for low power coarse-grained reconfigurable architecture","author":"han","year":"0","journal-title":"Proc Des Autom Test Eur Conf Exhib"},{"key":"ref7","first-page":"138","article-title":"A comparison of full and partial predicated execution support for ILP processors","author":"mahlke","year":"0","journal-title":"Proc 22nd Annu Int Symp Comput Archit"},{"year":"2016","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2349652"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2386883"},{"journal-title":"Computer architecture A quantitative approach [M]","year":"2012","author":"j","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/12.48862"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2477841"},{"article-title":"The landscape of parallel computing research: A view from Berkeley","year":"2006","author":"asanovic","key":"ref24"},{"key":"ref23","first-page":"23","article-title":"Strategies for mapping dataflow blocks to distributed hardware","author":"robatmili","year":"0","journal-title":"Proc IEEE\/ACM Int Symp Microarchitecture"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.74"},{"key":"ref25","first-page":"1","article-title":"OpendWarfs: Characterization of dwarf-based benchmarks on fixed and reconfigurable architectures","volume":"85","author":"krommydas","year":"2015","journal-title":"J Signal Process Syst"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/8458269\/08330047.pdf?arnumber=8330047","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T09:32:52Z","timestamp":1643189572000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8330047\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10,1]]},"references-count":31,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2018.2822708","relation":{},"ISSN":["1045-9219","1558-2183","2161-9883"],"issn-type":[{"type":"print","value":"1045-9219"},{"type":"electronic","value":"1558-2183"},{"type":"electronic","value":"2161-9883"}],"subject":[],"published":{"date-parts":[[2018,10,1]]}}}