{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T06:14:50Z","timestamp":1777616090986,"version":"3.51.4"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001807","name":"Funda\u00e7\u00e3o de Amparo \u00e0 Pesquisa do Estado de S\u00e3o Paulo","doi-asserted-by":"publisher","award":["2016\/15337-9"],"award-info":[{"award-number":["2016\/15337-9"]}],"id":[{"id":"10.13039\/501100001807","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Center for Computational Engineering and Sciences"},{"DOI":"10.13039\/501100003593","name":"CNPq","doi-asserted-by":"crossref","award":["446160\/2014-8"],"award-info":[{"award-number":["446160\/2014-8"]}],"id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2019,2,1]]},"DOI":"10.1109\/tpds.2018.2861712","type":"journal-article","created":{"date-parts":[[2018,7,31]],"date-time":"2018-07-31T20:45:52Z","timestamp":1533069952000},"page":"459-472","source":"Crossref","is-referenced-by-count":6,"title":["The Case for Phase-Based Transactional Memory"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3476-184X","authenticated-orcid":false,"given":"Joao P. L.","family":"de Carvalho","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4869-5190","authenticated-orcid":false,"given":"Guido","family":"Araujo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8824-3055","authenticated-orcid":false,"given":"Alexandro","family":"Baldassin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","article-title":"Reacessing sTAMP applications on a new transactional hardware","author":"de carvalho","year":"2015","journal-title":"Proc High-Performance Computing Workshop"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755918"},{"key":"ref31","article-title":"The influence of malloc placement on TSX hardware transactional memory","volume":"abs 1504 4640","author":"dice","year":"2015","journal-title":"CoRR"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2688500.2688504"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/872035.872048"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.49"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2486159.2486188"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694393"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628086"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48653-5_15"},{"key":"ref14","article-title":"PhTM: Phased transactional memory","author":"lev","year":"2007","journal-title":"2nd ACM SIGPLAN Workshop on Transactional Computing"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3079079.3079094"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636089"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48653-5_13"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750403"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503232"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508263"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.12"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.70"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1145\/2370816.2370836","article-title":"Evaluation of Blue Gene\/Q Hardware Support for Transactional Memories","author":"amy wang","year":"2012","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1123003"},{"key":"ref29","article-title":"Lowering the overhead of nonblocking software transactional memory","author":"marathe","year":"2006","journal-title":"Proc 1st ACM SIGPLAN Workshop Lang Compilers Hardware Support Transactional Comput"},{"key":"ref5","year":"2012","journal-title":"Intel\ufffd Architecture Instruction Set Extensions Programming Reference"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950373"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168900"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698569"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1989493.1989501"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01728-5","author":"harris","year":"2010","journal-title":"Transactional Memory"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2380199"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.40"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693464"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1772954.1772970"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/11864219_20"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378564"},{"key":"ref25","article-title":"Improving Performance of Transactional Memory Through Machine Learning","volume":"30","author":"xiao","year":"2017","journal-title":"Concurrency Practice Experience"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/8613032\/08423653.pdf?arnumber=8423653","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,28]],"date-time":"2022-08-28T14:41:29Z","timestamp":1661697689000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8423653\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2,1]]},"references-count":35,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2018.2861712","relation":{},"ISSN":["1045-9219","1558-2183","2161-9883"],"issn-type":[{"value":"1045-9219","type":"print"},{"value":"1558-2183","type":"electronic"},{"value":"2161-9883","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,2,1]]}}}