{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T18:09:55Z","timestamp":1761156595458,"version":"3.37.3"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Fundacao para a Ciencia e a Tecnologia FCT","award":["LISBOA-01-0145-FEDER-031901","PTDC\/CCI-COM\/31901\/2017","UID\/CEC\/50021\/2013."],"award-info":[{"award-number":["LISBOA-01-0145-FEDER-031901","PTDC\/CCI-COM\/31901\/2017","UID\/CEC\/50021\/2013."]}]},{"name":"Atos SE"},{"DOI":"10.13039\/501100000921","name":"European Cooperation in Science and Technology","doi-asserted-by":"crossref","award":["IC1305"],"award-info":[{"award-number":["IC1305"]}],"id":[{"id":"10.13039\/501100000921","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2019,6,1]]},"DOI":"10.1109\/tpds.2018.2883056","type":"journal-article","created":{"date-parts":[[2018,11,23]],"date-time":"2018-11-23T19:19:36Z","timestamp":1543000776000},"page":"1374-1389","source":"Crossref","is-referenced-by-count":13,"title":["Modeling Non-Uniform Memory Access on Large Compute Nodes with the Cache-Aware Roofline Model"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8282-9653","authenticated-orcid":false,"given":"Nicolas","family":"Denoyelle","sequence":"first","affiliation":[{"name":"Inria \u2013 Bordeaux - Sud-Ouest, University Bordeaux, Bordeaux, France"}]},{"given":"Brice","family":"Goglin","sequence":"additional","affiliation":[{"name":"Inria \u2013 Bordeaux - Sud-Ouest, University Bordeaux, Bordeaux, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8594-3539","authenticated-orcid":false,"given":"Aleksandar","family":"Ilic","sequence":"additional","affiliation":[{"name":"INESC-ID, Universidade de Lisboa, Instituto Superior Técnico, Lisbon, Portugal"}]},{"given":"Emmanuel","family":"Jeannot","sequence":"additional","affiliation":[{"name":"Inria – Bordeaux - Sud-Ouest, University Bordeaux, Bordeaux, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8066-221X","authenticated-orcid":false,"given":"Leonel","family":"Sousa","sequence":"additional","affiliation":[{"name":"INESC-ID, Universidade de Lisboa, Instituto Superior Técnico, Lisbon, Portugal"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2010.67"},{"key":"ref11","article-title":"A numa api for linux","author":"kleen","year":"2005","journal-title":"Novel Inc"},{"key":"ref12","first-page":"277","article-title":"Thread and memory placement on numa systems: Asymmetry matters","author":"lepers","year":"2015","journal-title":"Proc USENIX Annu Tech Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.63"},{"key":"ref14","first-page":"277","article-title":"Thread and memory placement on numa systems: Asymmetry matters","author":"lepers","year":"2015","journal-title":"Proc USENIX Annu Tech Conf"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2017.30"},{"year":"0","key":"ref16","article-title":"The memkind library"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2582151"},{"key":"ref18","first-page":"339","article-title":"Applying the roofline performance model to the intel xeon phi knights landing processor","author":"doerfler","year":"2016","journal-title":"Proc Int Conf on High Perf Comput"},{"key":"ref19","first-page":"56","article-title":"Using an extended roofline model to understand data and thread affinities on numa systems","volume":"1","author":"lorenzo","year":"2014","journal-title":"Annals of Multicore and GPU Programming"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2010.24"},{"journal-title":"Intel Xeon Phi Processor High Performance Programming Knights Landing Edition","year":"2016","author":"reinders","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2013.6"},{"year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"ref7","first-page":"91","article-title":"Modeling large compute nodes with heterogeneous memories with cache-aware roofline model","volume":"10724","author":"denoyelle","year":"2017","journal-title":"Proc 1st Int Workshop Perform Model Benchmark Simul High Perform Comput Syst"},{"key":"ref2","first-page":"1","article-title":"A case for numa-aware contention management on multicore systems","author":"blagodurov","year":"2011","journal-title":"Proc USENIX Annu Tech Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2009.934110"},{"article-title":"Memkind: An extensible heap memory manager for heterogeneous memory platforms and mixed memory policies","year":"2015","author":"cantalupo","key":"ref9"},{"key":"ref20","article-title":"Execution-cache-memory performance model: Introduction and validation","volume":"abs 1509 3118","author":"hofmann","year":"2015","journal-title":"CoRR"},{"key":"ref22","first-page":"898","article-title":"Performance analysis with cache-aware roofline model in intel advisor","author":"marques","year":"2017","journal-title":"Proc Int Conf High Perform Comput Simul"},{"year":"2017","key":"ref21"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/8713946\/08543640.pdf?arnumber=8543640","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,15]],"date-time":"2025-01-15T20:19:08Z","timestamp":1736972348000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8543640\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,1]]},"references-count":22,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2018.2883056","relation":{},"ISSN":["1045-9219","1558-2183","2161-9883"],"issn-type":[{"type":"print","value":"1045-9219"},{"type":"electronic","value":"1558-2183"},{"type":"electronic","value":"2161-9883"}],"subject":[],"published":{"date-parts":[[2019,6,1]]}}}