{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T16:13:29Z","timestamp":1781194409928,"version":"3.54.1"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:00:00Z","timestamp":1559347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61433019"],"award-info":[{"award-number":["61433019"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61802446"],"award-info":[{"award-number":["61802446"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Guangdong Introducing Innovative and Entrepreneurial Teams","award":["2016ZT06D211"],"award-info":[{"award-number":["2016ZT06D211"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2019,6,1]]},"DOI":"10.1109\/tpds.2018.2885745","type":"journal-article","created":{"date-parts":[[2018,12,7]],"date-time":"2018-12-07T20:01:31Z","timestamp":1544212891000},"page":"1331-1345","source":"Crossref","is-referenced-by-count":10,"title":["Exploring GPU-Accelerated Routing for FPGAs"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4747-8020","authenticated-orcid":false,"given":"Minghua","family":"Shen","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4932-3655","authenticated-orcid":false,"given":"Guojie","family":"Luo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nong","family":"Xiao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","author":"sedgewick","year":"2011","journal-title":"Algorithms"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0097950"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2145816.2145832"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993501"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2012.6402918"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2015.130"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2002.1106675"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950447"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/43.856973"},{"key":"ref10","first-page":"12","article-title":"Parallelizaing CAD: A timely research agenda for EDA","author":"catanzaro","year":"2008","journal-title":"Proc Annu ACM Des Autom Conf"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.17"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624617"},{"key":"ref12","first-page":"1","article-title":"A novel net-partition-based multithreaded FPGA routing method","author":"zhu","year":"2013","journal-title":"Proc IEEE Int Conf Field Programmable Logic Appl"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681758"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593177"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372558"},{"key":"ref16","first-page":"1","article-title":"ParaLaR: A parallel FPGA router based on lagrangian relaxation","author":"hoo","year":"2015","journal-title":"Proc IEEE Int Conf Field Programmable Logic Appl"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687451"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847266"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.33"},{"key":"ref28","first-page":"143","article-title":"GraphStep: A system architecture for sparse-graph algorithm","author":"dehon","year":"2006","journal-title":"Proc IEEE Symp Field Programm Custom Comput Mach"},{"key":"ref4","article-title":"Convey's acceleration of the Memcached and Imagemagick applications","author":"brewer","year":"2015","journal-title":"Proc 4th Workshop Intersections Comput Archit Reconfigurable Logic (CARL)"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.45"},{"key":"ref3","article-title":"Xeon+FPGA platform for the data center","author":"gupta","year":"2015","journal-title":"Proc 4th Workshop Intersections Comput Archit Reconfigurable Logic (CARL)"},{"key":"ref6","article-title":"Accelerating deep convolutional neural networks using specialized hardware","author":"ovtcharov","year":"2015","journal-title":"White Paper"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021732"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219222"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2629579"},{"key":"ref2","article-title":"Accelerating text analytics queries on reconfigurable platforms","author":"atasu","year":"2015","journal-title":"Proc 4th Workshop Intersections Comput Archit Reconfigurable Logic (CARL)"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1109\/FPGA.1995.242049","article-title":"pathfinder: a negotiation-based performance-driven router for fpgas","author":"mcmurchie","year":"1995","journal-title":"Third International ACM Symposium on Field-Programmable Gate Arrays"},{"key":"ref1","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SAAHPC.2011.16"},{"key":"ref22","first-page":"393","article-title":"Delta-stepping: A parallel single source shortest path algorithm","author":"meyer","year":"1998","journal-title":"Proc European Symp Algorithms"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-77220-0_21"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1878966"},{"key":"ref24","first-page":"65","article-title":"GPU accelerated pathfinding","author":"bleiweiss","year":"2008","journal-title":"Proc Symp Graph Hardware"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2380445.2380491"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1561\/1000000028","article-title":"Electronic design automation with graphic processors: A survey","volume":"7","author":"deng","year":"2013","journal-title":"Proc Int Conf Found Trends Electron Des Autom"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2485994"},{"key":"ref43","article-title":"VTR 7.0: Next generation architecture and CAD system for FPGAs","volume":"7","author":"rose","year":"2014","journal-title":"ACM Trans Reconfigurable Technol Syst"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657028"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/8713946\/08567949.pdf?arnumber=8567949","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T20:53:49Z","timestamp":1657745629000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8567949\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,1]]},"references-count":43,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2018.2885745","relation":{},"ISSN":["1045-9219","1558-2183","2161-9883"],"issn-type":[{"value":"1045-9219","type":"print"},{"value":"1558-2183","type":"electronic"},{"value":"2161-9883","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,6,1]]}}}