{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,11]],"date-time":"2026-08-11T16:09:02Z","timestamp":1786464542349,"version":"build-2736575974"},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Intel Strategic Research Alliance funding"},{"DOI":"10.13039\/100000001","name":"U.S. National Science Foundation","doi-asserted-by":"crossref","award":["ACI-1339756"],"award-info":[{"award-number":["ACI-1339756"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100000001","name":"U.S. National Science Foundation","doi-asserted-by":"crossref","award":["CNS-1643351"],"award-info":[{"award-number":["CNS-1643351"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100006602","name":"Air Force Research Laboratory","doi-asserted-by":"publisher","award":["FA8750-18-2-0034"],"award-info":[{"award-number":["FA8750-18-2-0034"]}],"id":[{"id":"10.13039\/100006602","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2019,10,1]]},"DOI":"10.1109\/tpds.2019.2910068","type":"journal-article","created":{"date-parts":[[2019,9,11]],"date-time":"2019-09-11T05:57:02Z","timestamp":1568181422000},"page":"2249-2264","source":"Crossref","is-referenced-by-count":90,"title":["HitGraph: High-throughput Graph Processing Framework on FPGA"],"prefix":"10.1109","volume":"30","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9677-9594","authenticated-orcid":false,"given":"Shijie","family":"Zhou","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rajgopal","family":"Kannan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1609-8589","authenticated-orcid":false,"given":"Viktor K.","family":"Prasanna","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guna","family":"Seetharaman","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qing","family":"Wu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-70550-5_17"},{"key":"ref38","article-title":"SNAP datasets: Stanford large network dataset collection","author":"leskovec","year":"2014"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/CCGRID.2017.114"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2882903.2915204"},{"key":"ref31","year":"2019"},{"key":"ref30","first-page":"307","article-title":"Sorting networks and their applications","volume":"32","author":"batcher","year":"1968","journal-title":"Proc Spring Joint Comput Conf"},{"key":"ref37","article-title":"Application-driven memory system design on FPGAs","author":"dai","year":"2013"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2012.30"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021737"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2015.7393332"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2505998"},{"key":"ref2","first-page":"69","article-title":"An FPGA framework for edge-centric graph processing","author":"zhou","year":"2018","journal-title":"Proc Computing Frontiers"},{"key":"ref1","year":"2017"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.15"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2016.35"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783759"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132667"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021739"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339247"},{"key":"ref25","first-page":"111","article-title":"GraphOps: A dataflow library for graph analytics acceleration","author":"oguntebi","year":"2016","journal-title":"Proc Int Symp Field-Programmable Gate Arrays"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2013.111"},{"key":"ref51","year":"2019"},{"key":"ref10","first-page":"375","article-title":"GridGraph: Large-scale graph processing on a single machine using 2-level hierarchical partitioning","author":"zhu","year":"2015","journal-title":"Proc USENIX Annu Tech Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.14778\/2809974.2809983"},{"key":"ref40","first-page":"229","article-title":"Degree-aware hybrid graph traversal on FPGA-HMC platform","author":"zhang","year":"2018","journal-title":"Proc Int Symp Field-Programmable Gate Arrays"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1145\/2851141.2851145","article-title":"Gunrock: A high-performance graph processing library on the GPU","author":"wang","year":"2016","journal-title":"Proc ACM SIGPLAN Symp Principles Practice Parallel Program"},{"key":"ref13","year":"2019"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927025"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927082"},{"key":"ref16","year":"2016"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.24"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00052"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342150"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2818185"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1807167.1807184"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522740"},{"key":"ref5","first-page":"31","article-title":"GraphChi: Large-scale graph computation on just a PC","author":"kyrola","year":"2012","journal-title":"Proc USENIX Symp on Operating System Design and Implementation"},{"key":"ref8","first-page":"599","article-title":"GraphX: Graph processing in a distributed dataflow framework","author":"gonzalez","year":"2014","journal-title":"Proc USENIX Symp on Operating System Design and Implementation"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2465351.2465369"},{"key":"ref49","first-page":"264","article-title":"A study of pointer-chasing performance on shared-memory processor-FPGA systems","author":"weisz","year":"2016","journal-title":"Proc Int Symp Field-Programmable Gate Arrays"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.2016.7498258"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/HiPC.2017.00039"},{"key":"ref45","first-page":"656","article-title":"Introduction to parallel computing","author":"grama","year":"0","journal-title":"Pearson"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.23"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2018.8573478"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600227"},{"key":"ref41","first-page":"239","article-title":"Accelerating graph analytics by co-optimizing storage and access on an FPGA-HMC platform","author":"khoram","year":"2018","journal-title":"Proc Int Symp Field-Programmable Gate Arrays"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2017.41"},{"key":"ref43","author":"jacob","year":"2007","journal-title":"Memory Systems Cache DRAM Disk"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/8830308\/08685122.pdf?arnumber=8685122","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:14:23Z","timestamp":1657746863000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8685122\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10,1]]},"references-count":51,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2019.2910068","relation":{},"ISSN":["1045-9219","1558-2183","2161-9883"],"issn-type":[{"value":"1045-9219","type":"print"},{"value":"1558-2183","type":"electronic"},{"value":"2161-9883","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,10,1]]}}}