{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T03:34:34Z","timestamp":1764732874199,"version":"3.37.3"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"publisher","award":["2019CDJGFJSJ001","2018CDXYJSJ0026"],"award-info":[{"award-number":["2019CDJGFJSJ001","2018CDXYJSJ0026"]}],"id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61402061","61672116","61802038"],"award-info":[{"award-number":["61402061","61672116","61802038"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002858","name":"China Postdoctoral Science Foundation","doi-asserted-by":"publisher","award":["2017M620412"],"award-info":[{"award-number":["2017M620412"]}],"id":[{"id":"10.13039\/501100002858","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Chongqing Postdoctoral Special Science Foundation","award":["XmT2018003"],"award-info":[{"award-number":["XmT2018003"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2020,2,1]]},"DOI":"10.1109\/tpds.2019.2933521","type":"journal-article","created":{"date-parts":[[2019,8,6]],"date-time":"2019-08-06T19:48:59Z","timestamp":1565120939000},"page":"266-278","source":"Crossref","is-referenced-by-count":9,"title":["APMigration: Improving Performance of Hybrid Memory Performance via An Adaptive Page Migration Method"],"prefix":"10.1109","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9055-5389","authenticated-orcid":false,"given":"Yujuan","family":"Tan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Baiping","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2806-9312","authenticated-orcid":false,"given":"Zhichao","family":"Yan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0021-5696","authenticated-orcid":false,"given":"Witawas","family":"Srisa-an","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8987-377X","authenticated-orcid":false,"given":"Xianzhang","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3040-2065","authenticated-orcid":false,"given":"Duo","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2016.07.006"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2586059"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995911"},{"key":"ref13","first-page":"141","article-title":"Algorithm-directed data placement in explicitly managed non-volatile memory","author":"wu","year":"2016","journal-title":"Proc ACM Int Symp High Perform Parallel Distrib Comput"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.10"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2012.2"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"93","DOI":"10.1109\/PACT.2013.6618807","article-title":"Exploring hybrid memory for GPU energy efficiency through software-hardware co-design","author":"wang","year":"2013","journal-title":"Proc Int l Conf Parallel Architectures and Compilation Techniques"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378661"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2013.2261295"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.98"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1504\/IJHPSA.2012.050990"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815983"},{"key":"ref6","first-page":"19","article-title":"Research problems and opportunities in memory systems","volume":"1","author":"mutlu","year":"2015","journal-title":"Supercomputing Frontiers and Innovations"},{"key":"ref5","first-page":"1","article-title":"International technology roadmap for semiconductors (ITRS)","author":"wilson","year":"2013","journal-title":"Semiconduct Ind Assoc"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1557\/mrs.2014.139"},{"key":"ref7","first-page":"1","article-title":"Non volatile memory evolution and revolution","author":"cappelletti","year":"2012","journal-title":"Proc 2015 IEEE Int Electron Devices Meeting"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382148"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"187","DOI":"10.1147\/rd.462.0187","article-title":"Challenges and future directions for the scaling of dynamic random-access memory (DRAM)","volume":"46","author":"mandelman","year":"2002","journal-title":"IBM J Res Develop"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547718"},{"key":"ref20","first-page":"936","article-title":"An Operating System Level Data Migration Scheme in Hybrid DRAM-NVM Memory Architecture","author":"reza salkhordeh","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 benchmark descriptions","volume":"34","author":"henning","year":"2006","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2968478.2968497"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555760"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/8938149\/08789491.pdf?arnumber=8789491","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:31Z","timestamp":1651070431000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8789491\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,2,1]]},"references-count":23,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2019.2933521","relation":{},"ISSN":["1045-9219","1558-2183","2161-9883"],"issn-type":[{"type":"print","value":"1045-9219"},{"type":"electronic","value":"1558-2183"},{"type":"electronic","value":"2161-9883"}],"subject":[],"published":{"date-parts":[[2020,2,1]]}}}