{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:46:03Z","timestamp":1772725563001,"version":"3.50.1"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100010663","name":"H2020 European Research Council","doi-asserted-by":"publisher","award":["741097"],"award-info":[{"award-number":["741097"]}],"id":[{"id":"10.13039\/100010663","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003130","name":"Fonds Wetenschappelijk Onderzoek","doi-asserted-by":"publisher","award":["G.0144.17N"],"award-info":[{"award-number":["G.0144.17N"]}],"id":[{"id":"10.13039\/501100003130","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003130","name":"Fonds Wetenschappelijk Onderzoek","doi-asserted-by":"publisher","award":["G.0434.16N"],"award-info":[{"award-number":["G.0434.16N"]}],"id":[{"id":"10.13039\/501100003130","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Spanish Ministerio de Ciencia Innovacion y Universidades and the European ERDF","award":["RTI2018-098156-B-C51"],"award-info":[{"award-number":["RTI2018-098156-B-C51"]}]},{"DOI":"10.13039\/501100003359","name":"Generalitat Valenciana","doi-asserted-by":"crossref","award":["APOSTD\/2017\/052"],"award-info":[{"award-number":["APOSTD\/2017\/052"]}],"id":[{"id":"10.13039\/501100003359","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Universitat Politecnica de Valencia","award":["SP20180140"],"award-info":[{"award-number":["SP20180140"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2020,2,1]]},"DOI":"10.1109\/tpds.2019.2934955","type":"journal-article","created":{"date-parts":[[2019,8,14]],"date-time":"2019-08-14T19:47:47Z","timestamp":1565812067000},"page":"359-373","source":"Crossref","is-referenced-by-count":10,"title":["Thread Isolation to Improve Symbiotic Scheduling on SMT Multicore Processors"],"prefix":"10.1109","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3017-4266","authenticated-orcid":false,"given":"Josue","family":"Feliu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8630-4846","authenticated-orcid":false,"given":"Julio","family":"Sahuquillo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2426-4134","authenticated-orcid":false,"given":"Salvador","family":"Petit","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8792-4473","authenticated-orcid":false,"given":"Lieven","family":"Eeckhout","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.34"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446103"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2691708"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454146"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.6028\/jres.069B.013"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2376112"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/71.983942"},{"key":"ref18","first-page":"71","article-title":"Performance, energy, and thermal considerations for SMT and CMP architectures","author":"li","year":"2005","journal-title":"Proc Int Symp High-Perform Comput Arch"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541954"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.53"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2002.1105971"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155650"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/511334.511343"},{"key":"ref6","first-page":"26:1","article-title":"Performance of multithreaded chip multiprocessors and implications for operating system design","author":"fedorova","year":"2005","journal-title":"Proc Annu Conf USENIX Annu Tech Conf"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151002"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024424"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736033"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639374"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"ref9","first-page":"123","article-title":"L1-bandwidth aware thread allocation in multicore SMT processors","author":"feliu","year":"2013","journal-title":"Proc Int Conf Parallel Architectures and Compilation Techniques"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"392","DOI":"10.1109\/ISCA.1995.524578","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2752839"},{"key":"ref22","article-title":"Thread-sensitive scheduling for SMT processors","author":"parekh","year":"2000"},{"key":"ref21","article-title":"Contention on 2nd level cache may limit the effectiveness of simultaneous multithreading","author":"hily","year":"1997"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.74"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2009.13"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2004.1342542"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2687651"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/8938149\/08798706.pdf?arnumber=8798706","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,19]],"date-time":"2023-09-19T03:43:56Z","timestamp":1695095036000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8798706\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,2,1]]},"references-count":29,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2019.2934955","relation":{},"ISSN":["1045-9219","1558-2183","2161-9883"],"issn-type":[{"value":"1045-9219","type":"print"},{"value":"1558-2183","type":"electronic"},{"value":"2161-9883","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,2,1]]}}}