{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:18:39Z","timestamp":1740133119955,"version":"3.37.3"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,5,1]],"date-time":"2020-05-01T00:00:00Z","timestamp":1588291200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Key R&D Program of China","award":["2017YFB0202202","2018YFB0203901","2017YFC0820100","2016YFB1000204"],"award-info":[{"award-number":["2017YFB0202202","2018YFB0203901","2017YFC0820100","2016YFB1000204"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61732002","61672511","61702495","61772350"],"award-info":[{"award-number":["61732002","61672511","61702495","61772350"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Shenzhen Technology Research Project","award":["JSGG20160510154636747"],"award-info":[{"award-number":["JSGG20160510154636747"]}]},{"name":"outstanding technical talent program of CAS"},{"name":"Common Information System Equipment Research Program","award":["JZX2017-0988\/Y300"],"award-info":[{"award-number":["JZX2017-0988\/Y300"]}]},{"DOI":"10.13039\/501100005090","name":"Beijing Nova program","doi-asserted-by":"publisher","award":["Z181100006218093"],"award-info":[{"award-number":["Z181100006218093"]}],"id":[{"id":"10.13039\/501100005090","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012282","name":"Beijing Innovation Center for Future Chip","doi-asserted-by":"publisher","award":["KYJJ2018008"],"award-info":[{"award-number":["KYJJ2018008"]}],"id":[{"id":"10.13039\/501100012282","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2020,5,1]]},"DOI":"10.1109\/tpds.2019.2955705","type":"journal-article","created":{"date-parts":[[2019,11,26]],"date-time":"2019-11-26T00:41:33Z","timestamp":1574728893000},"page":"1121-1136","source":"Crossref","is-referenced-by-count":2,"title":["Thread-Level Locking for SIMT Architectures"],"prefix":"10.1109","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5637-9417","authenticated-orcid":false,"given":"Lan","family":"Gao","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4727-0676","authenticated-orcid":false,"given":"Yunlong","family":"Xu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2741-6033","authenticated-orcid":false,"given":"Rui","family":"Wang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7186-0556","authenticated-orcid":false,"given":"Zhongzhi","family":"Luan","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8067-9612","authenticated-orcid":false,"given":"Zhibin","family":"Yu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5382-1473","authenticated-orcid":false,"given":"Depei","family":"Qian","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"Shared access serialization featuring second process lock steal and subsequent write access denial to first process","year":"1994","author":"insalaco","key":"ref38"},{"year":"2015","key":"ref33","article-title":"Maxwell"},{"year":"2017","key":"ref32","article-title":"Volta"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1201\/b12987"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/248052.248106"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1987816.1987831"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336226"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636089"},{"year":"2016","key":"ref34","article-title":"Pascal"},{"year":"2018","key":"ref10","article-title":"CUDA programming guide"},{"year":"2018","key":"ref11","article-title":"OpenCL"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/160985.161150"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2010.5470477"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168946"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3092701"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807152"},{"key":"ref17","first-page":"121","article-title":"Towards a software transactional memory for graphics processors","author":"cederman","year":"2010","journal-title":"Proc 10th Eurographics Conf Parallel Graphics Vis"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540743"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2014.55"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2013.6618813"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155655"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2903150.2903155"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TKDE.2017.2745562"},{"key":"ref6","first-page":"163","author":"sanders","year":"2010","journal-title":"CUDA by Example An Introduction to General Purpose GPU Programming"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2925426.2926267"},{"article-title":"Towards scalar synchronization in SIMT architectures","year":"2011","author":"ramamurthy","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2013.82"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2581122.2544139"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2442516.2442531"},{"year":"2013","key":"ref9","article-title":"SmallBank benchmark"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.14778\/1952376.1952381"},{"key":"ref20","first-page":"1","article-title":"Hardware support for local memory transactions on GPU architectures","author":"villegas","year":"2015","journal-title":"Procs of the 3rd ACM SIGPLAN Workshop on Transactional Computing"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446071"},{"key":"ref21","first-page":"361","article-title":"PRSTM: Priority rule based software transactions for the GPU","author":"shen","year":"2015","journal-title":"Proc 21st Int Conf Parallel Distrib Comput"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00029"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2776908"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00040"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783714"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/8965248\/08911260.pdf?arnumber=8911260","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:37Z","timestamp":1651070437000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8911260\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5,1]]},"references-count":38,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2019.2955705","relation":{},"ISSN":["1045-9219","1558-2183","2161-9883"],"issn-type":[{"type":"print","value":"1045-9219"},{"type":"electronic","value":"1558-2183"},{"type":"electronic","value":"2161-9883"}],"subject":[],"published":{"date-parts":[[2020,5,1]]}}}