{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:11:06Z","timestamp":1758892266294,"version":"3.37.3"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Spanish MCIU and AEI"},{"DOI":"10.13039\/501100000780","name":"European Commission","doi-asserted-by":"publisher","award":["RTI2018-098156-B-C53"],"award-info":[{"award-number":["RTI2018-098156-B-C53"]}],"id":[{"id":"10.13039\/501100000780","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2020,6,1]]},"DOI":"10.1109\/tpds.2019.2963030","type":"journal-article","created":{"date-parts":[[2019,12,30]],"date-time":"2019-12-30T20:19:03Z","timestamp":1577737143000},"page":"1301-1315","source":"Crossref","is-referenced-by-count":4,"title":["Concurrent Irrevocability in Best-Effort Hardware Transactional Memory"],"prefix":"10.1109","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9790-5011","authenticated-orcid":false,"given":"Ruben","family":"Titos-Gil","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2337-4369","authenticated-orcid":false,"given":"Ricardo","family":"Fernandez-Pascual","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5757-1064","authenticated-orcid":false,"given":"Alberto","family":"Ros","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0935-4078","authenticated-orcid":false,"given":"Manuel E.","family":"Acacio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2638815"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3177962"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3243176.3243186"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2668415"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48653-5_21"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3016078.2851162"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250674"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346204"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446072"},{"first-page":"15:1","article-title":"Intel 64 and IA-32 architectures optimization reference manual, chapter 15: Intel TSX recommendations","year":"2019","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503232"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636089"},{"key":"ref8","article-title":"Improved single global lock fallback for best-effort hardware transactional memory","author":"calciu","year":"2014","journal-title":"9th ACM SIGPLAN Workshop on Transactional Computing"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950373"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.12"},{"key":"ref9","article-title":"Pitfalls of lazy subscription","author":"dice","year":"2014","journal-title":"Proceedings of the 6th Workshop on the Theory of Transactional Memory"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698569"},{"article-title":"Locking and pinning","year":"2014","author":"corbet","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.70"},{"key":"ref21","article-title":"Strong isolation is a weak idea","author":"dalessandro","year":"2009","journal-title":"Proceedings of the 4th ACM SIGPLAN Workshop on Transactional Computing"},{"key":"ref24","article-title":"Predicting the scalability of an STM","author":"dragojevic","year":"2010","journal-title":"Proc 5th ACM SIGPLAN Workshop TRANSACT"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508263"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750403"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/8965249\/08945317.pdf?arnumber=8945317","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:33Z","timestamp":1651070433000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8945317\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6,1]]},"references-count":25,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2019.2963030","relation":{},"ISSN":["1045-9219","1558-2183","2161-9883"],"issn-type":[{"type":"print","value":"1045-9219"},{"type":"electronic","value":"1558-2183"},{"type":"electronic","value":"2161-9883"}],"subject":[],"published":{"date-parts":[[2020,6,1]]}}}