{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,22]],"date-time":"2025-11-22T11:17:23Z","timestamp":1763810243259,"version":"3.37.3"},"reference-count":75,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2020,9,1]]},"DOI":"10.1109\/tpds.2020.2989149","type":"journal-article","created":{"date-parts":[[2020,4,21]],"date-time":"2020-04-21T19:57:39Z","timestamp":1587499059000},"page":"2201-2219","source":"Crossref","is-referenced-by-count":38,"title":["Towards Higher Performance and Robust Compilation for CGRA Modulo Scheduling"],"prefix":"10.1109","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6637-553X","authenticated-orcid":false,"given":"Zhongyuan","family":"Zhao","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7831-526X","authenticated-orcid":false,"given":"Weiguang","family":"Sheng","sequence":"additional","affiliation":[]},{"given":"Qin","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Wenzhi","family":"Yin","sequence":"additional","affiliation":[]},{"given":"Pengfei","family":"Ye","sequence":"additional","affiliation":[]},{"given":"Jinchao","family":"Li","sequence":"additional","affiliation":[]},{"given":"Zhigang","family":"Mao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref72","first-page":"330","article-title":"Mediabench: A tool for evaluating and synthesizing multimedia and communicatons systems","author":"lee","year":"1997","journal-title":"Proc 30th Ann ACM\/IEEE Int l Symp Microarchitecture"},{"article-title":"The landscape of parallel computing research: A view from berkeley","year":"2006","author":"asanovic","key":"ref71"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2017.2728814"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983050"},{"key":"ref39","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/FPGA.1995.241941","article-title":"tiers: topology independent pipelined routing and scheduling for virtualwire™ compilation","author":"selvidge","year":"1995","journal-title":"Third International ACM Symposium on Field-Programmable Gate Arrays"},{"article-title":"Polybench: The polyhedral benchmark suite","year":"2012","author":"pouchet","key":"ref75"},{"key":"ref38","first-page":"1598","article-title":"A reconfigurable heterogeneous multicore with a homogeneous ISA","author":"souza","year":"2016","journal-title":"Proc Des Automat Test Eur Conf Exhibition"},{"key":"ref33","first-page":"157","article-title":"MATRIX: A reconfigurable computing architecture with configurable instruction distribution and deployable resources","year":"1996","journal-title":"Proc IEEE Symp FPGAs Custom Comput Mach"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080255"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927202"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665703"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.51"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859667"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253203"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/2.612254"},{"key":"ref60","first-page":"166","article-title":"DRESC: A retargetable compiler for coarse-grained reconfigurable architectures","author":"mei","year":"2002","journal-title":"Proc IEEE Int Conf Field-Programmable Technol"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2008.07.002"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454140"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176778"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1629395.1629433"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1145\/2893475"},{"key":"ref27","first-page":"157","article-title":"CRC–concepts and evaluation of processor-like reconfigurable architectures","volume":"49","author":"oppold","year":"2007","journal-title":"It Inf Technol"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1145\/2491956.2462163"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317745"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2044667"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2878183"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/12.910814"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062262"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412157"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718352"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718338"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173176"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037702"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_7"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1995.486359"},{"journal-title":"Compiler and Architecture Design for Coarse-Grained Programmable Accelerators","year":"2015","author":"hamzeh","key":"ref50"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508158"},{"key":"ref59","first-page":"1","article-title":"An architecture-agnostic integer linear programming approach to CGRA mapping","author":"chin","year":"2018","journal-title":"Proc 55th ACM\/ESDA\/IEEE Des Autom Conf"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/SOCPAR.2010.5685969"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253623"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2015.7393353"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196101"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2474129"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2682241"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488756"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.12"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.173120"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707889"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.1993.270747"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1997.606841"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624600"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707876"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.881217"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2003.1183360"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048149"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2701499"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765937"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2000.903407"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296444"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TMM.2015.2463735"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669160"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/1375657.1375678"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.92017"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2017.7995277"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/2655242"},{"key":"ref47","first-page":"1280","article-title":"EPIMap: Using epimorphism to map applications on CGRAs","author":"mahdi","year":"2012","journal-title":"Proc Des Autom Conf"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268891"},{"key":"ref41","first-page":"1","article-title":"Design methodology of a low-energy reconfigurable single-chip DSP system","volume":"28","author":"wan","year":"2001","journal-title":"J VLSI Signal Process Syst"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71431-6_1"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168875"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/9067774\/09075353.pdf?arnumber=9075353","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:34Z","timestamp":1651070434000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9075353\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,1]]},"references-count":75,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2020.2989149","relation":{},"ISSN":["1045-9219","1558-2183","2161-9883"],"issn-type":[{"type":"print","value":"1045-9219"},{"type":"electronic","value":"1558-2183"},{"type":"electronic","value":"2161-9883"}],"subject":[],"published":{"date-parts":[[2020,9,1]]}}}