{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,15]],"date-time":"2026-07-15T20:57:16Z","timestamp":1784149036461,"version":"3.55.0"},"reference-count":55,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Hong Kong RGC GRF","award":["HKBU 12200418"],"award-info":[{"award-number":["HKBU 12200418"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2020,12,1]]},"DOI":"10.1109\/tpds.2020.3004623","type":"journal-article","created":{"date-parts":[[2020,6,24]],"date-time":"2020-06-24T20:40:16Z","timestamp":1593031216000},"page":"2865-2881","source":"Crossref","is-referenced-by-count":47,"title":["GPGPU Performance Estimation With Core and Memory Frequency Scaling"],"prefix":"10.1109","volume":"31","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2986-967X","authenticated-orcid":false,"given":"Qiang","family":"Wang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9745-4372","authenticated-orcid":false,"given":"Xiaowen","family":"Chu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44917-2_13"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2010.5452013"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1735688.1735702"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346318"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00072"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3203217.3203273"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2019.2904497"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00062"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-014-1338-z"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2915380"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2018.02.001"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CCGrid.2016.93"},{"key":"ref2","article-title":"TensorFlow: Large-scale machine learning on heterogeneous systems","author":"abadi","year":"2015"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4842-2766-4_12"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/INFOCOM.2017.8057205"},{"key":"ref22","article-title":"CUDA C programming guide","year":"0"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3077839.3077855"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2013.98"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CPSNA.2015.23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3337821.3337833"},{"key":"ref25","article-title":"CUDA SDK 10.0","year":"0"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1007\/s00450-013-0240-x"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/CLOUDCOM-ASIA.2013.68"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/3310273.3321563"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC-SmartCity-DSS.2017.58"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2017.61"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2016.32"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.23"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2013.73"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2549523"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593208"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557150"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2019.00028"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056063"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.23"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/GREENCOMP.2010.5598315"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2333526"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/PADSW.2018.8645000"},{"key":"ref4","article-title":"Summit GPU supercomputer enables smarter science","author":"laboratory","year":"2018"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2647868.2654889"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2962131"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.dcan.2016.10.001"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555775"},{"key":"ref49","article-title":"NVIDIA management library","year":"0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3307772.3328315"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830826"},{"key":"ref46","article-title":"Dissecting the NVIDIA volta GPU architecture via microbenchmarking","author":"jia","year":"2018"},{"key":"ref45","first-page":"1","article-title":"Amd's next generation GPU and high bandwidth memory architecture: Fury","author":"macri","year":"2015","journal-title":"Proc IEEE Hot Chips 27 Symp"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/3152042.3152066"},{"key":"ref47","article-title":"NVIDIA system management interface (NVIDIA-SMI)","year":"0"},{"key":"ref42","article-title":"NVIDIA inspector","year":"0"},{"key":"ref41","article-title":"NVIDIA profiler","year":"0"},{"key":"ref44","author":"hennessy","year":"2011","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref43","article-title":"Modeling performance and power for energy-efficient GPGPU computing","author":"hong","year":"2012"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/9126280\/09124659.pdf?arnumber=9124659","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T14:40:32Z","timestamp":1651070432000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9124659\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12,1]]},"references-count":55,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2020.3004623","relation":{},"ISSN":["1045-9219","1558-2183","2161-9883"],"issn-type":[{"value":"1045-9219","type":"print"},{"value":"1558-2183","type":"electronic"},{"value":"2161-9883","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12,1]]}}}