{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:18:49Z","timestamp":1740133129566,"version":"3.37.3"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61901440"],"award-info":[{"award-number":["61901440"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Beijing Municipal Natural Science Foundation","award":["4202080"],"award-info":[{"award-number":["4202080"]}]},{"DOI":"10.13039\/501100002367","name":"Chinese Academy of Sciences","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002367","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2021,2,1]]},"DOI":"10.1109\/tpds.2020.3020117","type":"journal-article","created":{"date-parts":[[2020,8,28]],"date-time":"2020-08-28T19:54:50Z","timestamp":1598644490000},"page":"355-366","source":"Crossref","is-referenced-by-count":3,"title":["A Resource and Performance Optimization Reduction Circuit on FPGAs"],"prefix":"10.1109","volume":"32","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3760-2481","authenticated-orcid":false,"given":"Linhuai","family":"Tang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9296-0775","authenticated-orcid":false,"given":"Gang","family":"Cai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong","family":"Zheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0538-5520","authenticated-orcid":false,"given":"Jiamin","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.20"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00049"},{"key":"ref12","first-page":"404","article-title":"Vector-reduction techniques for arithmetic pipelines","volume":"c","author":"kai","year":"1985","journal-title":"IEEE Trans Comput"},{"year":"1981","key":"ref13","article-title":"The architecture of pipelined computers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/12.73591"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.165"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.1068"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.141"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2012.267"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2015.7322442"},{"key":"ref4","first-page":"1","article-title":"SDA: Software-defined accelerator for general-purpose big data analysis system","author":"ouyang","year":"2016","journal-title":"Proc IEEE Hot Chips 28 Symp"},{"key":"ref3","first-page":"1","article-title":"SDA: Software-defined accelerator for large-scale DNN systems","author":"ouyang","year":"2014","journal-title":"Proc IEEE Hot Chips 26 Symp"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554785"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927378"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694347"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477459"},{"key":"ref1","first-page":"1","article-title":"Large-scale reconfigurable computing in a microsoft datacenter","author":"putnam","year":"2014","journal-title":"Proc IEEE Hot Chips 26 Symp"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872415"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293985"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/9173837\/09180054.pdf?arnumber=9180054","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:50:26Z","timestamp":1652194226000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9180054\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,1]]},"references-count":20,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2020.3020117","relation":{},"ISSN":["1045-9219","1558-2183","2161-9883"],"issn-type":[{"type":"print","value":"1045-9219"},{"type":"electronic","value":"1558-2183"},{"type":"electronic","value":"2161-9883"}],"subject":[],"published":{"date-parts":[[2021,2,1]]}}}