{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T06:49:22Z","timestamp":1744181362912},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","funder":[{"DOI":"10.13039\/100010663","name":"H2020 European Research Council","doi-asserted-by":"publisher","award":["819134","ERC2018-092826"],"award-info":[{"award-number":["819134","ERC2018-092826"]}],"id":[{"id":"10.13039\/100010663","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100014440","name":"Ministerio de Ciencia Innovacin y Universidades","doi-asserted-by":"publisher","award":["RTI2018-098156-B-C53"],"award-info":[{"award-number":["RTI2018-098156-B-C53"]}],"id":[{"id":"10.13039\/100014440","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/tpds.2021.3085210","type":"journal-article","created":{"date-parts":[[2021,5,31]],"date-time":"2021-05-31T19:44:15Z","timestamp":1622490255000},"page":"1-1","source":"Crossref","is-referenced-by-count":4,"title":["DeTraS: Delaying Stores for Friendly-Fire Mitigation in Hardware Transactional Memory"],"prefix":"10.1109","author":[{"given":"Ruben","family":"Titos-Gil","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo","family":"Fernandez Pascual","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alberto","family":"Ros","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manuel E.","family":"Acacio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2011.18"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2012.315"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.40"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503232"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.70"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636089"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750403"},{"key":"ref16","article-title":"Predicting the scalability of an STM","author":"dragojevic","year":"2010","journal-title":"Proc 5th ACM SIGPLAN Workshop Trans Comput"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/63039.63043"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541952"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2688500.2688506"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995906"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/605398.605399"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.23"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261395"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346204"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2011.63"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2019.00023"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2541228.2555299"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250674"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.34"},{"key":"ref1","article-title":"Intel 64 and IA-32 architectures optimization reference manual, chapter 16: Intel TSX recommendations","year":"2020"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446072"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2638815"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2017.01.002"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669132"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3177962"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.17"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2012.19"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/4359390\/09444639.pdf?arnumber=9444639","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,30]],"date-time":"2021-06-30T17:03:14Z","timestamp":1625072594000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9444639\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/tpds.2021.3085210","relation":{},"ISSN":["1045-9219","1558-2183","2161-9883"],"issn-type":[{"value":"1045-9219","type":"print"},{"value":"1558-2183","type":"electronic"},{"value":"2161-9883","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}