{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:18:49Z","timestamp":1740133129246,"version":"3.37.3"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62031009"],"award-info":[{"award-number":["62031009"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Alibaba Innovative Research"},{"name":"Fudan University-CIOMP Joint Fund","award":["FC2019-001"],"award-info":[{"award-number":["FC2019-001"]}]},{"name":"Fudan-ZTE Joint Lab"},{"DOI":"10.13039\/501100016311","name":"Academy for Engineering and Technology, Fudan University","doi-asserted-by":"publisher","award":["gyy2021-001"],"award-info":[{"award-number":["gyy2021-001"]}],"id":[{"id":"10.13039\/501100016311","id-type":"DOI","asserted-by":"publisher"}]},{"name":"CCF-Alibaba Innovative Research Fund for Young Scholars"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2023,1,1]]},"DOI":"10.1109\/tpds.2022.3217956","type":"journal-article","created":{"date-parts":[[2022,11,4]],"date-time":"2022-11-04T00:51:05Z","timestamp":1667523065000},"page":"262-274","source":"Crossref","is-referenced-by-count":1,"title":["Tag-Sharer-Fusion Directory: A Scalable Coherence Directory With Flexible Entry Formats"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6770-3681","authenticated-orcid":false,"given":"Yudi","family":"Qiu","sequence":"first","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jie","family":"Jiao","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoyang","family":"Zeng","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2523-8261","authenticated-orcid":false,"given":"Yibo","family":"Fan","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-014-1332-5"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2676768"},{"key":"ref31","first-page":"299","article-title":"Building expressive, area-efficient coherence directories","author":"fang","year":"2013","journal-title":"Proc IEEE 22nd Int Conf Parallel Archit Compilation Techn"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540739"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HiPC.2016.051"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0438"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675013"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830832"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1988.5238"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357165"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2019.2917185"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000076"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749726"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.24"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835928"},{"key":"ref18","first-page":"258","article-title":"Segment directory enhancing the limited directory cache coherence schemes","author":"choi","year":"1999","journal-title":"Proc IEEE 13th Int Parallel Distrib Process Symp"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.4"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628081"},{"year":"0","author":"taylor","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-018-02735-z"},{"year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2209249.2209269"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.39"},{"key":"ref5","first-page":"282","article-title":"Piranha: a scalable architecture based on single-chip multiprocessing","author":"barroso","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168950"},{"key":"ref7","first-page":"312","article-title":"Reducing memory and traffic requirements for scalable directory-based cache coherence schemes","author":"gupta","year":"1990","journal-title":"Proc 19th Int Conf Parallel Process"},{"year":"0","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00032"},{"year":"0","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669166"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.10"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1145\/1854273.1854294","article-title":"SPACE: Sharing pattern-based directory coherence for multicore scalability","author":"zhao","year":"2010","journal-title":"Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2698043"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/PADSW.2014.7097798"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2773061"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2308185"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/9956797\/09932018.pdf?arnumber=9932018","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,12]],"date-time":"2022-12-12T19:31:16Z","timestamp":1670873476000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9932018\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1,1]]},"references-count":40,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2022.3217956","relation":{},"ISSN":["1045-9219","1558-2183","2161-9883"],"issn-type":[{"type":"print","value":"1045-9219"},{"type":"electronic","value":"1558-2183"},{"type":"electronic","value":"2161-9883"}],"subject":[],"published":{"date-parts":[[2023,1,1]]}}}