{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:35:42Z","timestamp":1787013342257,"version":"build-2736575974"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2023,3,1]]},"DOI":"10.1109\/tpds.2023.3237777","type":"journal-article","created":{"date-parts":[[2023,1,17]],"date-time":"2023-01-17T13:35:02Z","timestamp":1673962502000},"page":"995-1006","source":"Crossref","is-referenced-by-count":11,"title":["HPC Hardware Design Reliability Benchmarking With HDFIT"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1744-2852","authenticated-orcid":false,"given":"Patrik","family":"Omland","sequence":"first","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alessio","family":"Netti","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2592-3760","authenticated-orcid":false,"given":"Yang","family":"Peng","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andrea","family":"Baldovin","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9241-5806","authenticated-orcid":false,"given":"Michael","family":"Paulitsch","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0401-7355","authenticated-orcid":false,"given":"Gustavo","family":"Espinosa","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1852-4286","authenticated-orcid":false,"given":"Jorge","family":"Parra","sequence":"additional","affiliation":[{"name":"Intel Corporation, Santa Clara, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gereon","family":"Hinz","sequence":"additional","affiliation":[{"name":"Department of Informatics, Technical University Munich, Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4840-076X","authenticated-orcid":false,"given":"Alois","family":"Knoll","sequence":"additional","affiliation":[{"name":"Department of Informatics, Technical University Munich, Munich, Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref2","volume-title":"Architecture Design for Soft Errors","author":"Mukherjee","year":"2008"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446091"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.14529\/jsfi140101"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2011.18"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2015.09.001"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/mdat.2022.3180977"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-W50199.2020.00014"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304590"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/QRS.2015.13"},{"key":"ref11","first-page":"1","article-title":"Quantitative evaluation of soft error injection techniques for robust system design","volume-title":"Proc. 50th ACM\/EDAC\/IEEE Des. Automat. Conf.","author":"Cho"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2017.7975296"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1994.315656"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1997.614074"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751886"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2267097"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DSN48987.2021.00042"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.50"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807670"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2016.20"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3078597.3078617"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2012.29"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.2"},{"key":"ref24","volume-title":"CMOS VLSI Design: A. Circuits and Systems Perspective","author":"Weste","year":"2010"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796514"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-20943-2_2"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.2172\/1614965"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1063\/5.0007045"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1088\/1361-648X\/aab9c3"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/j.cpc.2010.04.018"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1088\/0953-8984\/21\/39\/395502"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.728"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS49936.2021.00114"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1046\/j.1365-246X.2002.01653.x"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/j.cpc.2021.108171"},{"key":"ref36","first-page":"1","article-title":"OpenFOAM: A c library for complex physics simulations","volume-title":"Proc. Int. Workshop Coupled Methods Numer. Dyn.","author":"Jasak"},{"key":"ref37","article-title":"Nersc-10 workload analysis","author":"Austin","year":"2020"},{"key":"ref38","article-title":"Optimization of tensor-product operations in nekbone on GPUs","author":"Karp","year":"2005"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2008.5219920"},{"key":"ref40","volume-title":"Digital Arithmetic, Ser. The Morgan Kaufmann Series in Computer Architecture and Design","author":"Ercegovac","year":"2004"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/10012125\/10018868.pdf?arnumber=10018868","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,29]],"date-time":"2024-05-29T13:33:27Z","timestamp":1716989607000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10018868\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3,1]]},"references-count":39,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2023.3237777","relation":{},"ISSN":["1045-9219","1558-2183","2161-9883"],"issn-type":[{"value":"1045-9219","type":"print"},{"value":"1558-2183","type":"electronic"},{"value":"2161-9883","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,3,1]]}}}