{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,6]],"date-time":"2026-05-06T15:55:47Z","timestamp":1778082947361,"version":"3.51.4"},"reference-count":55,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/L016796\/1"],"award-info":[{"award-number":["EP\/L016796\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/L00058X\/1"],"award-info":[{"award-number":["EP\/L00058X\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/N031768\/1"],"award-info":[{"award-number":["EP\/N031768\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001691","name":"Japan Society for the Promotion of Science","doi-asserted-by":"publisher","award":["20H00593"],"award-info":[{"award-number":["20H00593"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001691","name":"Japan Society for the Promotion of Science","doi-asserted-by":"publisher","award":["21H04869"],"award-info":[{"award-number":["21H04869"]}],"id":[{"id":"10.13039\/501100001691","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2023,5]]},"DOI":"10.1109\/tpds.2023.3244589","type":"journal-article","created":{"date-parts":[[2023,2,23]],"date-time":"2023-02-23T13:48:56Z","timestamp":1677160136000},"page":"1621-1634","source":"Crossref","is-referenced-by-count":4,"title":["Experimental Survey of FPGA-Based Monolithic Switches and a Novel Queue Balancer"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7452-7150","authenticated-orcid":false,"given":"Philippos","family":"Papaphilippou","sequence":"first","affiliation":[{"name":"Department of Computing, Imperial College London, London, U.K."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6681-4192","authenticated-orcid":false,"given":"Kentaro","family":"Sano","sequence":"additional","affiliation":[{"name":"RIKEN Center for Computational Science, Kobe, Hyogo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8165-9792","authenticated-orcid":false,"given":"Boma Anantasatya","family":"Adhi","sequence":"additional","affiliation":[{"name":"RIKEN Center for Computational Science, Kobe, Hyogo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[{"name":"Department of Computing, Imperial College London, London, U.K."}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","article-title":"AXI interconnect v2.1 LogiCORE IP product guide. PG059","year":"2022"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00053"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PDP52278.2021.00028"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145706"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2017.13"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439301"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/Cluster48925.2021.00117"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER51413.2022.00046"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2020.2992106"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.2019edp7019"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293956"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375299"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3477054"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT52863.2021.9609867"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2700277"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s00778-011-0232-z"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-020-01411-z"},{"key":"ref18","first-page":"89","article-title":"Efficient and programmable ethernet switching with a NoC-enhanced FPGA","volume-title":"Proc. IEEE\/ACM 10th Symp. Architectures Netw. Commun. Syst.","author":"Bitar"},{"key":"ref19","article-title":"QoS aware minimally adaptive XY routing for NoC","volume-title":"Proc. 17th Int. Conf. Adv. Comput. Commun.","author":"Rameshan"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1364\/JOCN.417897"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-47401-3_34"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1364\/JOCN.9.000C76"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2019.00010"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/161541.161736"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/90.769767"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/35.888261"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPSR.2002.1024209"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/49.772430"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2003.810532"},{"key":"ref30","article-title":"Block memory generator, v8. 4. LogiCORE IP product guide","year":"2021"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412110"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.55"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1117\/12.434397"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/4.75006"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439285"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645511"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950419"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1993.279463"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS53621.2022.00031"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1038\/324446a0"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2786572.2786575"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2016.7579322"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2006.881205"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2001.916666"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/40.748793"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/23.281501"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1974.1092259"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.1011"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/icc.2011.5962553"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/HPSR.2007.4281262"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2005.1577696"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/285930.286003"},{"key":"ref53","article-title":"Timing closure user guide, UG612 v14.3","year":"2012"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/IWQOS.1999.766481"},{"key":"ref55","article-title":"Adaptive network on chip routing using the turn model","author":"Brown","year":"2013"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/10075651\/10043741.pdf?arnumber=10043741","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,13]],"date-time":"2024-02-13T11:26:45Z","timestamp":1707823605000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10043741\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5]]},"references-count":55,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2023.3244589","relation":{},"ISSN":["1045-9219","1558-2183","2161-9883"],"issn-type":[{"value":"1045-9219","type":"print"},{"value":"1558-2183","type":"electronic"},{"value":"2161-9883","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,5]]}}}