{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:35:43Z","timestamp":1787013343515,"version":"3.56.0"},"reference-count":52,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2023,5]]},"DOI":"10.1109\/tpds.2023.3257105","type":"journal-article","created":{"date-parts":[[2023,3,14]],"date-time":"2023-03-14T13:39:18Z","timestamp":1678801158000},"page":"1594-1608","source":"Crossref","is-referenced-by-count":11,"title":["Precise Event Sampling on AMD Versus Intel: Quantitative and Qualitative Comparison"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6166-4252","authenticated-orcid":false,"given":"Muhammad Aditya","family":"Sasongko","sequence":"first","affiliation":[{"name":"Department of Computer Engineering, Koç University, Istanbul, Turkey"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Milind","family":"Chabbi","sequence":"additional","affiliation":[{"name":"Scalable Machines Research, San Jose, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5905-1804","authenticated-orcid":false,"given":"Paul H J","family":"Kelly","sequence":"additional","affiliation":[{"name":"Department of Computing, Imperial College London, London, U.K."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2351-0770","authenticated-orcid":false,"given":"Didem","family":"Unat","sequence":"additional","affiliation":[{"name":"Department of Computer Engineering, Koç University, Istanbul, Turkey"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Intel Performance Tuning Utility 3.2 Update","year":"2008"},{"key":"ref2","volume-title":"Avoiding and identifying false sharing among threads, Intel Corporation","year":"2011"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3295500.3356214"},{"key":"ref4","article-title":"C2C - False sharing detection in Linux perf","author":"Mario","year":"2016"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446070"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807648"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2854038.2854039"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3178487.3178499"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2908080.2908090"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-20656-7_11"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2555243.2555271"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2010.5452060"},{"key":"ref13","article-title":"MemProf: A memory profiler for NUMA multicore systems","volume-title":"Proc. USENIX Conf. Annu. Tech. Conf.","author":"Lachaize"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3484199"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2854038.2854053"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3168819"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2003.1191551"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"ref21","article-title":"Intel microarchitecture codename Nehalem performance monitoring unit programming guide","year":"2010"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807648"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3296957.3177159"},{"key":"ref24","article-title":"Instruction-based sampling: A new performance analysis technique for AMD family 10h processors","author":"Drongowski","year":"2007"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/265924.265925"},{"key":"ref26","article-title":"An introduction to analysis and optimization with AMD codeanalyst\u2122performance analyzer","author":"Drongowski","year":"2008"},{"key":"ref27","article-title":"AMD uProf","year":"2021"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2011.5764685"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2147170"},{"key":"ref30","article-title":"Statistical profiling extension for ARMv8-A","author":"Williams","year":"2017"},{"key":"ref31","year":"2019","journal-title":"Arm Neoverse TM N1 Core. Version R3P1"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3422667"},{"key":"ref33","article-title":"Supporting RISC-V performance counters through performance analysis tools for Linux (perf)","volume-title":"Proc. 5th Workshop Comput. Archit. Res. RISC-V","author":"Domingos"},{"key":"ref35","volume-title":"Intel 64 and IA-32 Architectures Software Developers Manual - Volume 3B: System Programming Guide, Part 2. Order Number 253669","year":"2020"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645821"},{"key":"ref37","volume-title":"AMD64 Technology. AMD64 Architecture Programmers Manual Volume 2: System Programming. Publication No. 24593 Revision 3.36","year":"2020"},{"key":"ref38","article-title":"AMD research instruction based sampling toolkit","author":"Greathouse","year":"2017"},{"key":"ref40","article-title":"Intel X86 encoder decoder software library","author":"Charney","year":"2015"},{"key":"ref42","article-title":"Perf examples","author":"Gregg","year":"2020"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.1553"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/hpca.2019.00056"},{"key":"ref46","article-title":"Re: Error : IBS profiling is disabled in your BIOS","author":"Greathouse","year":"2021"},{"key":"ref47","article-title":"Re: IBS not available on EPYC 7451 ?","author":"Greathouse","year":"2021"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/iiswc.2009.5306797"},{"key":"ref49","article-title":"Fine-grained estimation of memory bandwidth utilization","author":"Larysch","year":"2016"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/3286475.3286477"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/3409963.3410490"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480058"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/3095770.3095773"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/3330345.3330371"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636099"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557172"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/10075651\/10068807.pdf?arnumber=10068807","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,13]],"date-time":"2024-02-13T08:24:58Z","timestamp":1707812698000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10068807\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5]]},"references-count":52,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2023.3257105","relation":{},"ISSN":["1045-9219","1558-2183","2161-9883"],"issn-type":[{"value":"1045-9219","type":"print"},{"value":"1558-2183","type":"electronic"},{"value":"2161-9883","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,5]]}}}