{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,13]],"date-time":"2026-02-13T06:52:38Z","timestamp":1770965558064,"version":"3.50.1"},"reference-count":169,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,1]],"date-time":"2023-10-01T00:00:00Z","timestamp":1696118400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62172430"],"award-info":[{"award-number":["62172430"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62272477"],"award-info":[{"award-number":["62272477"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Key Laboratory Fund, National University of Defense Technology","award":["WDZC20215250109"],"award-info":[{"award-number":["WDZC20215250109"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2023,10]]},"DOI":"10.1109\/tpds.2023.3297595","type":"journal-article","created":{"date-parts":[[2023,7,21]],"date-time":"2023-07-21T13:38:18Z","timestamp":1689946698000},"page":"2657-2670","source":"Crossref","is-referenced-by-count":18,"title":["A Survey of Memory-Centric Energy Efficient Computer Architecture"],"prefix":"10.1109","volume":"34","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2918-8647","authenticated-orcid":false,"given":"Changwu","family":"Zhang","sequence":"first","affiliation":[{"name":"College of Computer, National University of Defense Technology, Changsha, Hunan, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2938-2714","authenticated-orcid":false,"given":"Hao","family":"Sun","sequence":"additional","affiliation":[{"name":"College of Computer, National University of Defense Technology, Changsha, Hunan, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4248-7836","authenticated-orcid":false,"given":"Shuman","family":"Li","sequence":"additional","affiliation":[{"name":"College of Computer, National University of Defense Technology, Changsha, Hunan, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9556-5535","authenticated-orcid":false,"given":"Yaohua","family":"Wang","sequence":"additional","affiliation":[{"name":"College of Computer, National University of Defense Technology, Changsha, Hunan, China"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-1640-4442","authenticated-orcid":false,"given":"Haiyan","family":"Chen","sequence":"additional","affiliation":[{"name":"College of Computer, National University of Defense Technology, Changsha, Hunan, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4912-0364","authenticated-orcid":false,"given":"Hengzhu","family":"Liu","sequence":"additional","affiliation":[{"name":"College of Computer, National University of Defense Technology, Changsha, Hunan, China"}]}],"member":"263","reference":[{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522331"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897989"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3031895"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/2700230"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00055"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2435772"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2018.09.001"},{"key":"ref168","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322237"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00035"},{"key":"ref169","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00089"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835944"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897993"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/3314221.3314650"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2019.2908175"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/1785414.1785441"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218683"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358262"},{"key":"ref8","article-title":"A modern primer on processing in memory","author":"mutlu","year":"2020"},{"key":"ref7","first-page":"169","article-title":"An empirical guide to the behavior and use of scalable persistent memory","author":"yang","year":"2020","journal-title":"Proc USENIX Conf File Storage Technol"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1063\/1.5143815"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2442980"},{"key":"ref3","first-page":"2.7.1","article-title":"8-layers 3D vertical RRAM with excellent scalability towards storage class memory applications","author":"luo","year":"2018","journal-title":"Proc Int Electron Devices Meeting"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2016.7495289"},{"key":"ref5","article-title":"Basic performance measurements of the Intel Optane DC persistent memory module","author":"izraelevitz","year":"2019"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446059"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00051"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2716958"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2013.16"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080239"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70816"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/12.817393"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2166879.2166881"},{"key":"ref148","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-04933-y"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2776272"},{"key":"ref149","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2016.70"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897966"},{"key":"ref146","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056023"},{"key":"ref147","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2618866"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2830555"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3062394"},{"key":"ref155","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-020-1942-4"},{"key":"ref156","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317764"},{"key":"ref153","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317797"},{"key":"ref154","doi-asserted-by":"publisher","DOI":"10.1145\/3362035"},{"key":"ref151","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2933148"},{"key":"ref152","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218688"},{"key":"ref150","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2805822"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00015"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669139"},{"key":"ref26","first-page":"61","article-title":"Load redundancy removal through instruction reuse","author":"yang","year":"2000","journal-title":"Proc Int Conf Parallel Process"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237173"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"ref159","first-page":"13","article-title":"Processing in storage class memory","author":"nider","year":"2020","journal-title":"Proc 12th USENIX Conf Hot Top Storage File Syst"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.92"},{"key":"ref157","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00052"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2480741.2480749"},{"key":"ref158","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00039"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2435788"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2907071"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056024"},{"key":"ref166","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2776302"},{"key":"ref167","doi-asserted-by":"publisher","DOI":"10.1049\/el.2019.0553"},{"key":"ref164","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358316"},{"key":"ref165","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"ref162","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2546249"},{"key":"ref163","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00035"},{"key":"ref160","doi-asserted-by":"publisher","DOI":"10.1145\/3296957.3173171"},{"key":"ref161","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00074"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835946"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00060"},{"key":"ref128","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2434872"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783730"},{"key":"ref129","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358260"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"ref126","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218719"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2897497"},{"key":"ref127","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00036"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337161"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001159"},{"key":"ref124","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446095"},{"key":"ref10","year":"2023"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322266"},{"key":"ref125","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322231"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124545"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.58"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168873"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2832911"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2871623"},{"key":"ref133","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123977"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS48895.2020.9073944"},{"key":"ref134","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196029"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268380"},{"key":"ref131","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218709"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431642"},{"key":"ref132","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00033"},{"key":"ref130","first-page":"273","article-title":"Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology","author":"seshadri","year":"2017","journal-title":"the 28th Annual International Symposium on Microarchitecture MICRO-95"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00040"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00013"},{"key":"ref89","first-page":"350","article-title":"25.4 A 20nm 6GB function-in-memory DRAM, based on HBM2 with a 1.2 TFLOPS programmable computing unit using bank-level parallelism, for machine learning applications","author":"kwon","year":"2021","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref139","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00017"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/H2RC51942.2020.00008"},{"key":"ref137","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317845"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM51124.2021.00026"},{"key":"ref138","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00067"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2019.8875654"},{"key":"ref135","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00062"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00010"},{"key":"ref136","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446749"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00041"},{"key":"ref144","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507702"},{"key":"ref145","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-017-0002-z"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2013.6558444"},{"key":"ref142","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480078"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124553"},{"key":"ref143","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00069"},{"key":"ref140","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169048"},{"key":"ref141","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993628"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001154"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750412"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2021.3115495"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857044"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2869150"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"ref107","first-page":"69","article-title":"Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs","author":"mishra","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2019.8875680"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1145\/3243176.3243188"},{"key":"ref105","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818953"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080233"},{"key":"ref76","article-title":"Benchmarking a new paradigm: An experimental analysis of a real processing-in-memory architecture","author":"g\u00f3mez-luna","year":"2021"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00059"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2964640"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358329"},{"key":"ref111","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2664069"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783753"},{"key":"ref112","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899730"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00014"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830820"},{"key":"ref110","first-page":"496","article-title":"A 65nm 4Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3 ns and 55.8 TOPS\/W fully parallel product-sum operation for binary DNN edge processors","author":"khwa","year":"2018","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527388"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527432"},{"key":"ref117","doi-asserted-by":"crossref","first-page":"1009","DOI":"10.1109\/JSSC.2016.2515510","article-title":"A 28 nm configurable memory (TCAM\/BCAM\/SRAM) using push-rule 6T bit cell enabling logic-in-memory","volume":"51","author":"jeloka","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3097700"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00070"},{"key":"ref115","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132406"},{"key":"ref116","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00027"},{"key":"ref113","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2981901"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00070"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2867275"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203850"},{"key":"ref122","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218567"},{"key":"ref123","first-page":"185","article-title":"RowClone: Fast and Energy-Efficient in-DRAM Bulk Data Copy and Initialization","author":"vivek seshadri","year":"2013","journal-title":"2013 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/2996191"},{"key":"ref120","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2939682"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2946808"},{"key":"ref121","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322257"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/10201356\/10190135.pdf?arnumber=10190135","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T06:04:04Z","timestamp":1769493844000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10190135\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10]]},"references-count":169,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2023.3297595","relation":{},"ISSN":["1045-9219","1558-2183","2161-9883"],"issn-type":[{"value":"1045-9219","type":"print"},{"value":"1558-2183","type":"electronic"},{"value":"2161-9883","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,10]]}}}