{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,26]],"date-time":"2025-12-26T01:23:41Z","timestamp":1766712221939,"version":"3.37.3"},"reference-count":54,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"U.S. National Science Foundation","doi-asserted-by":"crossref","award":["CNS-2103604","CNS-2140346","CNS-2231523","IIS-1724227","CNS-2038609","CNS-2211641","CNS-2104181"],"award-info":[{"award-number":["CNS-2103604","CNS-2140346","CNS-2231523","IIS-1724227","CNS-2038609","CNS-2211641","CNS-2104181"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2024,1]]},"DOI":"10.1109\/tpds.2023.3332711","type":"journal-article","created":{"date-parts":[[2023,11,14]],"date-time":"2023-11-14T19:09:42Z","timestamp":1699988982000},"page":"89-104","source":"Crossref","is-referenced-by-count":7,"title":["Hopscotch: A Hardware-Software Co-Design for Efficient Cache Resizing on Multi-Core SoCs"],"prefix":"10.1109","volume":"35","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8509-3167","authenticated-orcid":false,"given":"Zhe","family":"Jiang","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Southeast University, Nanjing, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9929-9759","authenticated-orcid":false,"given":"Kecheng","family":"Yang","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Texas State University, San Marcos, TX, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9733-3842","authenticated-orcid":false,"given":"Nathan","family":"Fisher","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Wayne State University, Detroit, MI, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3775-911X","authenticated-orcid":false,"given":"Nan","family":"Guan","sequence":"additional","affiliation":[{"name":"Computer Science Department, City University of Hong Kong, Kowloon Tong, Hong Kong"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3739-6590","authenticated-orcid":false,"given":"Neil C.","family":"Audsley","sequence":"additional","affiliation":[{"name":"Department of Computer Science, City, University of London, London, U.K."}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0692-7486","authenticated-orcid":false,"given":"Zheng","family":"Dong","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Wayne State University, Detroit, MI, USA"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"year":"2012","key":"ref5","article-title":"AMBA AXI and ACE protocol specification"},{"article-title":"The rocket chip generator","year":"2016","author":"Asanovic","key":"ref6"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176639"},{"key":"ref9","first-page":"72","article-title":"The PARSEC benchmark suite: Characterization and architectural implications","volume-title":"Proc. 17th Int. Conf. Parallel Architectures Compilation Techn.","author":"Bienia"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771801"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594804"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.108"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2897782"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2014.7032502"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-018-9318-7"},{"year":"2015","key":"ref16","article-title":"EEMBC benchmark"},{"article-title":"Renesas: Automotive use cases","year":"2022","author":"Electronics","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591569"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594276"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/PrimeAsia.2013.6731222"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1629335.1629369"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.17"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3341105.3374014"},{"volume-title":"Operating System Principles","year":"1973","author":"Hansen","key":"ref24"},{"volume-title":"Computer Architecture: A Quantitative Approach","year":"2011","author":"Hennessy","key":"ref25"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2834410"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED48828.2020.9137050"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815971"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176623"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISSoC.2012.6376362"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2013.19"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1882453.1882455"},{"article-title":"LeNet-5, convolutional neural networks","year":"2015","author":"LeCun","key":"ref33"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237037"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.23"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342724"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250671"},{"volume-title":"Computer Organization and Design RISC: The Hardware Software Interface","author":"Patterson","key":"ref38"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2641361.2641379"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2000.155259"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763085"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/1698772.1698774"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.19"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2011.6045443"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169036"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2464-6"},{"article-title":"Plurality, gets ambitious with 256 CPUs","year":"2010","author":"Turley","key":"ref48"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2116814"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/2220336.2220340"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.21236\/ADA605735"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/CoolChips.2019.8721304"},{"key":"ref53","first-page":"39","article-title":"RT-Xen: Towards real-time hypervisor scheduling in Xen","volume-title":"Proc. 9th ACM Int. Conf. Embedded Softw.","author":"Xi"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555778"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11515-8_20"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2016.7461322"},{"key":"ref57","first-page":"1","article-title":"SonicBOOM: The 3rd generation Berkeley out-of-order machine","volume-title":"Proc. 4th Workshop Comput. Architecture Res. RISC-V","volume":"5","author":"Zhao"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/71\/10323392\/10316674-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/71\/10323392\/10316674.pdf?arnumber=10316674","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T18:21:51Z","timestamp":1709403711000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10316674\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1]]},"references-count":54,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2023.3332711","relation":{},"ISSN":["1045-9219","1558-2183","2161-9883"],"issn-type":[{"type":"print","value":"1045-9219"},{"type":"electronic","value":"1558-2183"},{"type":"electronic","value":"2161-9883"}],"subject":[],"published":{"date-parts":[[2024,1]]}}}