{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T20:24:10Z","timestamp":1774556650318,"version":"3.50.1"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,12,1]],"date-time":"2024-12-01T00:00:00Z","timestamp":1733011200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2024,12]]},"DOI":"10.1109\/tpds.2024.3486219","type":"journal-article","created":{"date-parts":[[2024,10,24]],"date-time":"2024-10-24T17:30:37Z","timestamp":1729791037000},"page":"2596-2607","source":"Crossref","is-referenced-by-count":1,"title":["Design and Performance Evaluation of Linearly Extensible Cube-Triangle Network for Multicore Systems"],"prefix":"10.1109","volume":"35","author":[{"given":"Savita","family":"Gautam","sequence":"first","affiliation":[{"name":"Women's Polytechnic, Aligarh Muslim University, Aligarh, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4845-7184","authenticated-orcid":false,"given":"Abdus","family":"Samad","sequence":"additional","affiliation":[{"name":"Department of Computer Engineering, ZHCET, Aligarh Muslim University, Aligarh, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad S.","family":"Umar","sequence":"additional","affiliation":[{"name":"Department of Computer Engineering, ZHCET, Aligarh Muslim University, Aligarh, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"issue":"3","key":"ref1","first-page":"533","article-title":"Performance analysis of homogeneous and heterogeneous multicore processor using static and dynamic schedulers","volume":"15","author":"Radhamani","year":"2016","journal-title":"Asian J. Inf. Technol."},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isca.2005.51"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2006.885736"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152162"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.21917\/ijme.2015.0015"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s11277-022-10080-x"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9071076"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1142\/S021812661540006X"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11842-5_36"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RIVF.2013.6719864"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2011.11.016"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.jnca.2016.07.009"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.115"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.17706\/jcp.11.2.132-139"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-013-0918-7"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3074171"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.5815\/ijcnis.2017.11.06"},{"issue":"4C","key":"ref19","first-page":"124","article-title":"Evolution & performance study of 2D NoC topologies","volume":"8","author":"Tyagi","year":"2019","journal-title":"Int. J. Eng. Adv. Technol."},{"key":"ref20","first-page":"14","article-title":"DMesh: A diagonally-linked mesh network-on-chip architecture","volume-title":"Proc. First Int. Work. Netw. Chip Archit. (NoCArch 2008)","author":"Hu"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.10.009"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.3364"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/iNIS.2015.16"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/S1004-4132(08)60141-3"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-013-0922-y"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071459"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.4018\/IJAEC.2016010105"},{"issue":"5","key":"ref28","first-page":"700","article-title":"A \u0394-based linearly extensible multiprocessor network","volume":"4","year":"2013","journal-title":"Int. J. Comput. Sci. Inf. Technol."},{"issue":"1","key":"ref29","first-page":"563","article-title":"Performance analysis of massively parallel architectures","volume":"5","author":"Khan","year":"2013","journal-title":"Int. J. Inf. Technol."},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCON47742.2019.9036154"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.5815\/ijcnis.2017.11.06"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.5120\/ijca2015906378"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-13-2372-0_1"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.43"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2021.102020"},{"key":"ref36","first-page":"68","article-title":"A novel algorithm for fast retrieval of information from a multiprocessor server","volume-title":"Proc. 7th WSEAS Int. Conf. Softw. Engg Parallel Distrib. System","author":"Samad"},{"key":"ref37","first-page":"870","article-title":"Linearly extensible system based interconnection network for multi-core multi-processor systems","volume-title":"Proc. 8th Int. Conf. Comput. Sustain. Glob. Develop.","author":"Gautam"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"ref39","volume-title":"Principles and Practices of Interconnection Networks","author":"Dally","year":"2003"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/71\/10719599\/10734253.pdf?arnumber=10734253","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T02:25:56Z","timestamp":1732674356000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10734253\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12]]},"references-count":39,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2024.3486219","relation":{},"ISSN":["1045-9219","1558-2183","2161-9883"],"issn-type":[{"value":"1045-9219","type":"print"},{"value":"1558-2183","type":"electronic"},{"value":"2161-9883","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,12]]}}}