{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,9]],"date-time":"2026-05-09T17:06:01Z","timestamp":1778346361742,"version":"3.51.4"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T00:00:00Z","timestamp":1751328000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Suzhou Science and Technology Development Planning Programme","award":["ZXL2023176"],"award-info":[{"award-number":["ZXL2023176"]}]},{"name":"Jiangsu Province Engineering Research Centre of Data Science and Cognitive Computation at XJTLU and SIP AI Innovation","award":["YZCXPT202210"],"award-info":[{"award-number":["YZCXPT202210"]}]},{"name":"Major Science and Technology Projects of Ningbo","award":["2024Z259"],"award-info":[{"award-number":["2024Z259"]}]},{"name":"Suzhou Municipal Key Laboratory for Intelligent Virtual Engineering","award":["SZS2022004"],"award-info":[{"award-number":["SZS2022004"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2025,7]]},"DOI":"10.1109\/tpds.2025.3568688","type":"journal-article","created":{"date-parts":[[2025,5,9]],"date-time":"2025-05-09T18:02:52Z","timestamp":1746813772000},"page":"1444-1459","source":"Crossref","is-referenced-by-count":1,"title":["AlignMalloc: Warp-Aware Memory Rearrangement Aligned With UVM Prefetching for Large-Scale GPU Dynamic Allocations"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2903-9411","authenticated-orcid":false,"given":"Jiajian","family":"Zhang","sequence":"first","affiliation":[{"name":"University of Liverpool, Liverpool, U.K."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9618-8965","authenticated-orcid":false,"given":"Fangyu","family":"Wu","sequence":"additional","affiliation":[{"name":"Xi’an Jiaotong-Liverpool University, Suzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-2855-7259","authenticated-orcid":false,"given":"Hai","family":"Jiang","sequence":"additional","affiliation":[{"name":"Beijing University of Posts and Telecommunications, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0918-4606","authenticated-orcid":false,"given":"Qiufeng","family":"Wang","sequence":"additional","affiliation":[{"name":"Xi’an Jiaotong-Liverpool University, Suzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4381-7988","authenticated-orcid":false,"given":"Genlang","family":"Chen","sequence":"additional","affiliation":[{"name":"NingboTech University, Ningbo, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8686-9513","authenticated-orcid":false,"given":"Guangliang","family":"Cheng","sequence":"additional","affiliation":[{"name":"University of Liverpool, Liverpool, U.K."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0199-7386","authenticated-orcid":false,"given":"Eng Gee","family":"Lim","sequence":"additional","affiliation":[{"name":"Xi’an Jiaotong-Liverpool University, Suzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5224-4048","authenticated-orcid":false,"given":"Keqin","family":"Li","sequence":"additional","affiliation":[{"name":"State University of New York, New Paltz, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3437801.3441612"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071063"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3581784.3607059"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2018.00063"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3577193.3593703"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3503221.3508431"},{"key":"ref7","first-page":"857","article-title":"Efficient and scalable graph pattern mining on GPUs","volume-title":"Proc. 16th USENIX Symp. Operating Syst. Des. Implementation","author":"Chen","year":"2022"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE55515.2023.00073"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3654945"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2023.3343570"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2022.3218508"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3673038.3673069"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC56929.2023.10247839"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3392717.3392742"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3524059.3532387"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3627535.3638499"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC49654.2021.9622837"},{"key":"ref18","article-title":"Cuda runtime API - v12.5.1","year":"2024"},{"key":"ref19","first-page":"445","article-title":"Scalable and effective page-table and TLB management on NUMA systems","volume-title":"Proc. USENIX Annu. Tech. Conf.","author":"Gao","year":"2024"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.2015.7113345"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2018.00047"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3458817.3480855"},{"key":"ref23","first-page":"224","article-title":"Interplay between hardware prefetcher and page eviction policy in CPU-GPU unified virtual memory","volume-title":"Proc. 46th Int. Symp. Comput. Archit.","author":"Ganguly","year":"2019"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1609\/aaai.v29i1.9277"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3448016.3457313"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3632953"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2677956"},{"key":"ref28","article-title":"Halloc: A high-throughput dynamic memory allocator for GPGPU architectures","volume-title":"Proc. GPU Technol. Conf.","volume":"152","author":"Adinetz","year":"2014"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3293883.3295727"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3060393"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/356989.357000"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/CIT.2010.206"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/InPar.2012.6339604"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2458523.2458535"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473982"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS47924.2020.00054"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS57527.2023.00032"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2944790"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304044"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378529"},{"key":"ref41","article-title":"Open-GPU-kernel-modules","year":"2024"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1111\/cgf.12666"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3065386"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1186\/s40649-019-0069-y"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/71\/11008439\/10994445.pdf?arnumber=10994445","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,2]],"date-time":"2025-06-02T18:03:38Z","timestamp":1748887418000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10994445\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7]]},"references-count":44,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2025.3568688","relation":{},"ISSN":["1045-9219","1558-2183","2161-9883"],"issn-type":[{"value":"1045-9219","type":"print"},{"value":"1558-2183","type":"electronic"},{"value":"2161-9883","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,7]]}}}