{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T23:16:49Z","timestamp":1780355809041,"version":"3.54.1"},"reference-count":77,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["U22B2024"],"award-info":[{"award-number":["U22B2024"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2025,8]]},"DOI":"10.1109\/tpds.2025.3576438","type":"journal-article","created":{"date-parts":[[2025,6,4]],"date-time":"2025-06-04T13:58:20Z","timestamp":1749045500000},"page":"1810-1827","source":"Crossref","is-referenced-by-count":1,"title":["SSS-DIMM: Removing Redundant Data Movement in Trusted DIMM-Based Near-Memory-Processing Kernel Offloading via Secure Space Sharing"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-4791-9544","authenticated-orcid":false,"given":"Weiyi","family":"Sun","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0485-8034","authenticated-orcid":false,"given":"Jianfeng","family":"Zhu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8433-7281","authenticated-orcid":false,"given":"Mingyu","family":"Gao","sequence":"additional","affiliation":[{"name":"Institute for Interdisciplinary Information Sciences, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhaoshi","family":"Li","sequence":"additional","affiliation":[{"name":"Guangqi Intelligence Research Institute, MetaX Technology Corporation, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5117-7920","authenticated-orcid":false,"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7548-4116","authenticated-orcid":false,"given":"Leibo","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Tsinghua University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/micro.2018.00070"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-01763-6"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/isca52012.2021.00027"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071005"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527432"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HCS52781.2021.9567191"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00057"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304021"},{"key":"ref9","article-title":"Confidential compute on NVIDIA Hopper H100","year":"2023"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCC.2022.3207145"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2016.124"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3533737.3535093"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2019.8875680"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3174101"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00013"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783753"},{"key":"ref18","article-title":"Intel SGX explained","volume":"2016","author":"Costan","year":"2016","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3510611"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507732"},{"key":"ref21","article-title":"Domain-specific computational storage for serverless computing","author":"Mahapatra","year":"2023"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527431"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337162"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2487726.2488368"},{"key":"ref25","article-title":"Innovative technology for CPU based attestation and sealing","volume-title":"Proc. 2nd Int. Workshop Hardware Architectural Support Secur. Privacy","author":"Anati"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.16"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080232"},{"key":"ref28","article-title":"Intel integrated performance primitives cryptography acceleration on 3rd generation intel xeon processor scalable and 10th gen intel core\u2122 processors","year":"2021"},{"key":"ref29","first-page":"681","article-title":"Graviton: Trusted execution environments on GPUs","volume-title":"Proc. 13th USENIX Symp. Operating Syst. Des. Implementation","author":"Volos"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00019"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00026"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3296957.3173177"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/isca52012.2021.00061"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00053"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2948618.2954330"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2948618.2954331"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3498683"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3411365"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3134038"},{"key":"ref40","first-page":"991","article-title":"Foreshadow: Extracting the keys to the Intel SGX kingdom with transient Out-of-Order execution","volume-title":"Proc. 27th USENIX Secur. Symp.","author":"Bulck"},{"key":"ref41","first-page":"557","article-title":"Inferring fine-grained control flow inside SGX enclaves with branch shadowing","volume-title":"Proc. 26th USENIX Secur. Symp.","author":"Lee"},{"key":"ref42","first-page":"487","article-title":"An Off-Chip attack on hardware enclaves via the memory bus","volume-title":"Proc. 29th USENIX Secur. Symp.","author":"Lee"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507747"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480090"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2022.3226482"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3458817.3476146"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/isca45697.2020.00072"},{"key":"ref48","article-title":"A case for near data security","volume-title":"Proc. Workshop Near-Data Process.","author":"Gundu"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00044"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3177155"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/micro.2018.00041"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614311"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830819"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00070"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.54"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126965"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358256"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485963"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"key":"ref62","article-title":"DCsv3 and DCdsv3-series","year":"2023"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/ISCIT.2019.8905235"},{"key":"ref64","first-page":"74","article-title":"Scaling equations for the accurate prediction of CMOS device performance from 180 nm to 7 nm","volume-title":"Integration","volume":"58","author":"Stillmaker","year":"2017"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0733"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/vlsic.2010.5560310"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338448"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378278"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527378"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465847"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00046"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00014"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00030"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00071"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3448264"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00055"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00054"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS53621.2022.00033"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/71\/11045205\/11023175.pdf?arnumber=11023175","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,16]],"date-time":"2025-07-16T17:40:16Z","timestamp":1752687616000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11023175\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8]]},"references-count":77,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2025.3576438","relation":{},"ISSN":["1045-9219","1558-2183","2161-9883"],"issn-type":[{"value":"1045-9219","type":"print"},{"value":"1558-2183","type":"electronic"},{"value":"2161-9883","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,8]]}}}