{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T20:15:41Z","timestamp":1778876141139,"version":"3.51.4"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1109\/tpds.2026.3688931","type":"journal-article","created":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T19:52:57Z","timestamp":1777492377000},"page":"1503-1515","source":"Crossref","is-referenced-by-count":0,"title":["WAPA: A Microarchitecture- and Workload-Agnostic Universal SMT Scheduler"],"prefix":"10.1109","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4334-460X","authenticated-orcid":false,"given":"Marta","family":"Navarro","sequence":"first","affiliation":[{"name":"Universitat Polit&#x00E8;cnica de Val&#x00E8;ncia, Val&#x00E8;ncia, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4352-2741","authenticated-orcid":false,"given":"Vicent","family":"Pallard\u00f3-Juli\u00e0","sequence":"additional","affiliation":[{"name":"TU Wien, Vienna, Austria"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4582-7744","authenticated-orcid":false,"given":"Lucia","family":"Pons","sequence":"additional","affiliation":[{"name":"Universitat Polit&#x00E8;cnica de Val&#x00E8;ncia, Val&#x00E8;ncia, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2426-4134","authenticated-orcid":false,"given":"Salvador","family":"Petit","sequence":"additional","affiliation":[{"name":"Universitat Polit&#x00E8;cnica de Val&#x00E8;ncia, Val&#x00E8;ncia, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1466-4118","authenticated-orcid":false,"given":"Mar\u00eda E.","family":"G\u00f3mez","sequence":"additional","affiliation":[{"name":"Universitat Polit&#x00E8;cnica de Val&#x00E8;ncia, Val&#x00E8;ncia, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8630-4846","authenticated-orcid":false,"given":"Julio","family":"Sahuquillo","sequence":"additional","affiliation":[{"name":"Universitat Polit&#x00E8;cnica de Val&#x00E8;ncia, Val&#x00E8;ncia, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"392","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","volume-title":"Proc. 22nd Annu. Int. Symp. Comput. Archit.","author":"Tullsen","year":"1995"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446103"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS57955.2024.00068"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2013.6618810"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2012.54"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-99854-6_16"},{"key":"ref7","first-page":"666","article-title":"M\u00e9moire sur la th\u00e9orie des d\u00e9blais et des remblais","volume":"1781","author":"Monge","year":"1784","journal-title":"Mem. Math. Phys. Acad. Royale Sci."},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1088\/0266-5611\/3\/4\/017"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1088\/0266-5611\/12\/3\/013"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2013.212"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2015.2509419"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2017.2695801"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2024.3489030"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.74"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736033"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151002"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2691708"},{"key":"ref18","article-title":"A new family of thread to core allocation policies for an SMT ARM processor","author":"Navarro","year":"2025"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.53"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3502181.3531464"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2024.3494879"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS52030.2021.00030"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS54340.2022.00029"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2018.00028"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844459"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1561\/2200000073"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-32160-3"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.aml.2011.10.006"},{"key":"ref30","volume-title":"Combinatorial Optimization, Algorithms and Complexity","author":"Papadimitriou","year":"1982"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1002\/nav.3800030109"},{"key":"ref32","article-title":"Intel xeon silver 4210R","year":"2020"},{"key":"ref33","article-title":"ThunderX2 CN9975 - Cavium","year":"2018"},{"key":"ref34","article-title":"perf: Linux profiling with performance counters","year":"2023"},{"key":"ref35","article-title":"sched_seaffinity(2) \u2013 Linux manual page","year":"2023"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2013.6618815"},{"key":"ref37","article-title":"NAS parallel benchmarks","year":"1991"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/71\/11520459\/11499417.pdf?arnumber=11499417","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T19:55:14Z","timestamp":1778874914000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11499417\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":37,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2026.3688931","relation":{},"ISSN":["1045-9219","1558-2183","2161-9883"],"issn-type":[{"value":"1045-9219","type":"print"},{"value":"1558-2183","type":"electronic"},{"value":"2161-9883","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,7]]}}}