{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:47:03Z","timestamp":1759146423987},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2011,12,1]],"date-time":"2011-12-01T00:00:00Z","timestamp":1322697600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Rel."],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/tr.2011.2161700","type":"journal-article","created":{"date-parts":[[2011,7,21]],"date-time":"2011-07-21T14:43:25Z","timestamp":1311259405000},"page":"742-747","source":"Crossref","is-referenced-by-count":13,"title":["An Efficient SER Estimation Method for Combinational Circuits"],"prefix":"10.1109","volume":"60","author":[{"given":"Natalja","family":"Kehl","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wolfgang","family":"Rosenstiel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.14"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2002.996639"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.839174"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MIXDES.2007.4286199"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.858334"},{"key":"ref16","author":"lala","year":"2001","journal-title":"Self-Checking and Fault-Tolerant Digital Design"},{"key":"ref17","author":"drechsler","year":"2006","journal-title":"Automatic Test Pattern Generation (Formal Methods for Hardware Verification)"},{"key":"ref4","author":"krishnaswamy","year":"2008","journal-title":"Design Analysis and Test of Logic Circuits under Uncertainty"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2007.903288"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.862738"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SSST.2008.4480247"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/23.903813"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1352793.1352849"},{"key":"ref2","author":"shivakumar","year":"2002","journal-title":"Modeling the Impact of Device and Pipeline Scaling on the Soft Error Rate of Processor Elements"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244060"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/55.740661"}],"container-title":["IEEE Transactions on Reliability"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/24\/6087327\/05957293.pdf?arnumber=5957293","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:44Z","timestamp":1633909664000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5957293\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":17,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tr.2011.2161700","relation":{},"ISSN":["0018-9529"],"issn-type":[{"value":"0018-9529","type":"print"}],"subject":[],"published":{"date-parts":[[2011,12]]}}}