{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T19:02:49Z","timestamp":1761418969524},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2015,6,1]],"date-time":"2015-06-01T00:00:00Z","timestamp":1433116800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100012226","name":"Fundamental Research Funds for the Central Universities","doi-asserted-by":"crossref","award":["HIT.KISTP.201404"],"award-info":[{"award-number":["HIT.KISTP.201404"]}],"id":[{"id":"10.13039\/501100012226","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Harbin Science and Innovation Research Special Fund","award":["2012RFXXG042"],"award-info":[{"award-number":["2012RFXXG042"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Rel."],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/tr.2015.2410275","type":"journal-article","created":{"date-parts":[[2015,3,16]],"date-time":"2015-03-16T18:46:35Z","timestamp":1426531595000},"page":"596-602","source":"Crossref","is-referenced-by-count":37,"title":["Soft Error Hardened Memory Design for Nanoscale Complementary Metal Oxide Semiconductor Technology"],"prefix":"10.1109","volume":"64","author":[{"given":"Jing","family":"Guo","sequence":"first","affiliation":[]},{"given":"Liyi","family":"Xiao","sequence":"additional","affiliation":[]},{"given":"Tianqi","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Shanshan","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Xu","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Zhigang","family":"Mao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2091432"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2012.6292120"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378631"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2260357"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2011.2167233"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2043271"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/23.556880"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.15"},{"key":"ref18","first-page":"203","article-title":"LEAP: Layout design through error-aware transistor positioning for soft-error resilient sequential cell design","author":"lee","year":"2010","journal-title":"Proc IEEE IRPS"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378631"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.813129"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2156435"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/7298.946456"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2187071"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.68"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/23.736549"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2190632"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2189246"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2047907"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2002.996639"},{"key":"ref20","first-page":"3c.4.1","article-title":"Neutron induced single event multiple transients with voltage scaling and body biasing","author":"hrada","year":"2011","journal-title":"Proc of IRPS 2011"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177135"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.884788"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.818928"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2012.2206814"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558870"}],"container-title":["IEEE Transactions on Reliability"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/24\/7115294\/07061532.pdf?arnumber=7061532","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:45:12Z","timestamp":1642005912000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7061532\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":27,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tr.2015.2410275","relation":{},"ISSN":["0018-9529","1558-1721"],"issn-type":[{"value":"0018-9529","type":"print"},{"value":"1558-1721","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,6]]}}}