{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,6]],"date-time":"2025-11-06T12:10:00Z","timestamp":1762431000550,"version":"3.37.3"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2015,9,1]],"date-time":"2015-09-01T00:00:00Z","timestamp":1441065600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004055","name":"King Fahd University of Petroleum & Minerals","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100004055","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Rel."],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/tr.2015.2440234","type":"journal-article","created":{"date-parts":[[2015,6,15]],"date-time":"2015-06-15T18:27:12Z","timestamp":1434392832000},"page":"935-948","source":"Crossref","is-referenced-by-count":35,"title":["Simulation-Based Method for Synthesizing Soft Error Tolerant Combinational Circuits"],"prefix":"10.1109","volume":"64","author":[{"given":"Aiman H.","family":"El-Maleh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Khaled A. K.","family":"Daud","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.97"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.276"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003167"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917591"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882592"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/43.137523"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2010.07.154"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2259503"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.12.031"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2007.70231"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0133"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1002\/9783527626212"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.884352"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2250581"},{"key":"ref13","first-page":"149","article-title":"Enhancing design robustness with reliability-aware resynthesis and logic simulation","author":"krishnaswamy","year":"2007","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763247"},{"key":"ref15","first-page":"559","article-title":"Soft error rate reduction using redundancy addition and removal","author":"wu","year":"2008","journal-title":"Proc Asia and South Pacific Design Automation Conf (ASPDAC)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2008.916877"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2013.10.022"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.147"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.258"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.264"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/55.556093"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996688"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.28"},{"journal-title":"Reliable Computer Systems Design and Evaluation","year":"1992","author":"siewiorek","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217607"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2010.0009"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2003.1250141"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.70"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2013.09.002"},{"key":"ref1","first-page":"114","article-title":"Cramming more components onto integrated circuits","volume":"38","author":"moore","year":"1965","journal-title":"Electronics"},{"key":"ref20","first-page":"1","article-title":"A new circuit simplification method for error tolerant applications","author":"shin","year":"2011","journal-title":"Proc Design Automation and Test in Europe Conf"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876104"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.853696"},{"journal-title":"SAED_EDK90_CORE?90 nm Digital Standard Cell Library","year":"2011","key":"ref42"},{"key":"ref24","first-page":"502","article-title":"Soft error reduction in combinational logic using gate resizing and flipflop selection","author":"rao","year":"2006","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"journal-title":"SIS A system for sequential circuit synthesis","year":"1992","author":"sentovich","key":"ref41"},{"key":"ref23","first-page":"610","article-title":"Logic SER reduction through flip flop redesign","author":"joshi","year":"2006","journal-title":"Proc Int Symp Quality Electronic Design"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2240699"},{"journal-title":"Introduction to Digital Logic Design","year":"1993","author":"hayes","key":"ref43"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/SECON.2011.5752980"}],"container-title":["IEEE Transactions on Reliability"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/24\/7229405\/07123675.pdf?arnumber=7123675","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:03:42Z","timestamp":1642003422000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7123675\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":43,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tr.2015.2440234","relation":{},"ISSN":["0018-9529","1558-1721"],"issn-type":[{"type":"print","value":"0018-9529"},{"type":"electronic","value":"1558-1721"}],"subject":[],"published":{"date-parts":[[2015,9]]}}}