{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T21:07:35Z","timestamp":1767906455251,"version":"3.49.0"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2016,12,1]],"date-time":"2016-12-01T00:00:00Z","timestamp":1480550400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003329","name":"Ministry of Economy and Competitiveness of Spain","doi-asserted-by":"publisher","award":["ESP2015-68245-C4-1-P"],"award-info":[{"award-number":["ESP2015-68245-C4-1-P"]}],"id":[{"id":"10.13039\/501100003329","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001824","name":"Czech Science Foundation Project","doi-asserted-by":"publisher","award":["GA14-04197S"],"award-info":[{"award-number":["GA14-04197S"]}],"id":[{"id":"10.13039\/501100001824","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001823","name":"Ministry of Education, Youth and Sports","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001823","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Programme of Sustainability (NPU II)"},{"name":"IT4Innovations excellence in science project\u2014LQ1602"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Rel."],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1109\/tr.2016.2604918","type":"journal-article","created":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T18:31:11Z","timestamp":1475173871000},"page":"1871-1883","source":"Crossref","is-referenced-by-count":36,"title":["Error Mitigation Using Approximate Logic Circuits: A Comparison of Probabilistic and Evolutionary Approaches"],"prefix":"10.1109","volume":"65","author":[{"given":"Antonio J.","family":"Sanchez-Clemente","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luis","family":"Entrena","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Radek","family":"Hrbacek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lukas","family":"Sekanina","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224279"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1985.294683"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/43.552082"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/43.391740"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/92.502203"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2739480.2754785"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/12.61046"},{"key":"ref36","first-page":"220","article-title":"PREDICT-probabilistic estimation of digital circuit testability","author":"seth","year":"0","journal-title":"Proc Int Symp Fault-Tolerant Comput"},{"key":"ref35","first-page":"221","article-title":"On testability of combinational networks","author":"brglez","year":"0","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/43.908472"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700614"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.5009315"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2015.2440234"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397258"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2008.916877"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.884352"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2250581"},{"key":"ref16","first-page":"903","article-title":"Approximate logic circuits for low overhead, non-intrusive concurrent error detection","author":"choudhury","year":"0","journal-title":"Proc Des Autom Test Europe"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2014.6841916"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2014.6873673"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2012.6313868"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/s10710-011-9132-7"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2255624"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2576768.2598343"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.120"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2014.2336175"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/nature12502"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2003.1250141"},{"key":"ref7","author":"johnson","year":"1988","journal-title":"Design & Analysis of Fault Tolerant Digital Systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-007-2427-3"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2013.09.002"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2014.6873685"},{"key":"ref46","article-title":"Nangate freepdk15 open cell library","year":"2014"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ICES.2014.7008732"},{"key":"ref22","author":"larsson","year":"2005","journal-title":"Introduction to Advanced System-on-Chip Test Design and Optimization"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2866-8"},{"key":"ref47","doi-asserted-by":"crossref","first-page":"1048","DOI":"10.1109\/43.536711","article-title":"Hope: An efficient parallel fault simulator for synchronous sequential circuits","volume":"15","author":"lee","year":"1996","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2004.1319674"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224264"},{"key":"ref23","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-44616-4","author":"trefzer","year":"2015","journal-title":"Evolvable Hardware From Practice to Application"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/43.822627"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-17310-3"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2014.2324539"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-46239-2_9"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2006.871253"}],"container-title":["IEEE Transactions on Reliability"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/24\/7762242\/07579598.pdf?arnumber=7579598","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:21:10Z","timestamp":1642004470000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7579598\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12]]},"references-count":47,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tr.2016.2604918","relation":{},"ISSN":["0018-9529","1558-1721"],"issn-type":[{"value":"0018-9529","type":"print"},{"value":"1558-1721","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,12]]}}}