{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,6]],"date-time":"2025-11-06T12:13:46Z","timestamp":1762431226054},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Rel."],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/tr.2016.2645479","type":"journal-article","created":{"date-parts":[[2017,1,11]],"date-time":"2017-01-11T19:09:47Z","timestamp":1484161787000},"page":"245-256","source":"Crossref","is-referenced-by-count":14,"title":["A Scalable Solution to Soft Error Tolerant Circuit Design Using Partitioning-Based Gate Sizing"],"prefix":"10.1109","volume":"66","author":[{"given":"M. Amin","family":"Sabet","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Behnam","family":"Ghavami","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohsen","family":"Raji","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391703"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.853696"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.61"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147104"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876104"},{"key":"ref14","first-page":"611","article-title":"Logic SER reduction through flip flop redesign","author":"joshi","year":"0","journal-title":"Proc 7th Int Symp Quality Electronics Design"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630042"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SECON.2011.5752980"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2240699"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2015.103"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2569562"},{"key":"ref28","first-page":"1929","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target translation in FORTRAN","author":"brglez","year":"0","journal-title":"Proc ISCAS-85"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"key":"ref27","year":"2016"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"key":"ref6","first-page":"559","article-title":"Soft error rate reduction using redundancy addition and removal","author":"wu","year":"0","journal-title":"Proc Asia South Pacific Des Autom Conf"},{"key":"ref29","first-page":"55","article-title":"The EPFL combinational benchmark suite","author":"amar\u00fa","year":"0","journal-title":"Proc of the International Workshop on Logic Synthesis"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2003268"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2171993"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2007.375263"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770790"},{"key":"ref1","first-page":"502","article-title":"Soft error reduction in combinational logic using gate resizing and flipflop selection","author":"rao","year":"0","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Des"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810326"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2010.5544952"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2014.11.004"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.858348"},{"key":"ref23","first-page":"499","article-title":"SEAT-LA: A soft error analysis tool for combinational logic","author":"rajaramant","year":"0","journal-title":"Proc 19th Int Conf VLSI Des"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2255624"},{"key":"ref25","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-05094-1","volume":"53","author":"eiben","year":"2003","journal-title":"Introduction to Evolutionary Computing"}],"container-title":["IEEE Transactions on Reliability"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/24\/7867805\/07814345.pdf?arnumber=7814345","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:19:56Z","timestamp":1642004396000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7814345\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":31,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tr.2016.2645479","relation":{},"ISSN":["0018-9529","1558-1721"],"issn-type":[{"value":"0018-9529","type":"print"},{"value":"1558-1721","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,3]]}}}