{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,10]],"date-time":"2026-02-10T17:12:38Z","timestamp":1770743558213,"version":"3.49.0"},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61772092"],"award-info":[{"award-number":["61772092"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61572411"],"award-info":[{"award-number":["61572411"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Rel."],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.1109\/tr.2019.2893287","type":"journal-article","created":{"date-parts":[[2019,2,15]],"date-time":"2019-02-15T19:45:26Z","timestamp":1550259926000},"page":"310-321","source":"Crossref","is-referenced-by-count":17,"title":["Process Variation Aware Read Performance Improvement for LDPC-Based nand Flash Memory"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4579-4268","authenticated-orcid":false,"given":"Qiao","family":"Li","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9977-529X","authenticated-orcid":false,"given":"Liang","family":"Shi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0276-5088","authenticated-orcid":false,"given":"Yejia","family":"Di","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2611-2652","authenticated-orcid":false,"given":"Congming","family":"Gao","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2525-8070","authenticated-orcid":false,"given":"Cheng","family":"Ji","sequence":"additional","affiliation":[]},{"given":"Yu","family":"Liang","sequence":"additional","affiliation":[]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3184744"},{"key":"ref33","first-page":"239","article-title":"BPLRU: A buffer management scheme for improving random writes in flash storage","author":"kim","year":"0","journal-title":"Proc USENIX Conf File Storage Technol"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2011.5937216"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1138041.1138043"},{"key":"ref30","article-title":"The DiskSim simulation environment version 4.0 reference manual","author":"bucy","year":"2008"},{"key":"ref37","first-page":"1","article-title":"FlexFS: A flexible flash file system for MLC NAND flash memory","author":"lee","year":"0","journal-title":"Proc USENIX Annu Tech Conf"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2011.50"},{"key":"ref35","volume":"3","author":"stallings","year":"1998","journal-title":"Operating Systems Internals and Design Principles"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-014-0340-7"},{"key":"ref10","first-page":"47","article-title":"Wear unleveling: Improving NAND flash lifetime by balancing page endurance","author":"jimenez","year":"0","journal-title":"Proc USENIX Conf File Storage Technol"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2244361"},{"key":"ref12","first-page":"244","article-title":"LDPC-in-SSD: Making advanced error correction codes work effectively in solid state drives","author":"zhao","year":"0","journal-title":"Proc USENIX Conf File Storage Technol"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0078"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2210256"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.150"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/EMSOFT.2013.6658584"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0343"},{"key":"ref18","first-page":"489","article-title":"FlexECC: Partially relaxing ECC of MLC SSD for better cache performance","author":"huang","year":"0","journal-title":"Proc USENIX Annu Tech Conf"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488936"},{"key":"ref28","first-page":"57","article-title":"Design tradeoffs for SSD performance","author":"agrawal","year":"0","journal-title":"Proc USENIX Annu Tech Conf"},{"key":"ref4","first-page":"1","article-title":"A 128Gb 3b\/cell V-NAND flash memory with 1 Gb\/s I\/O rate","author":"im","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref27","first-page":"1","article-title":"Exploiting latency variation for access conflict reduction of NAND flash memory","author":"cui","year":"0","journal-title":"Proc IEEE Symp Mass Storage Syst Technol"},{"key":"ref3","first-page":"138","article-title":"A 128Gb 2b\/cell NAND flash memory in 14nm technology with tPROG=640ms and 800MB\/s I\/O rate","author":"lee","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref6","first-page":"521","article-title":"Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis","author":"cai","year":"0","journal-title":"Proc IEEE Des Autom Test Eur"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1519065.1519081"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2352293"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2016.7897085"},{"key":"ref7","first-page":"125","article-title":"Access characteristic guided read and write cost regulation for performance improvement on flash memory","author":"li","year":"0","journal-title":"Proc USENIX Conf File Storage Technol"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417941"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2928275.2928279"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.118"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2479250"},{"key":"ref22","first-page":"970","article-title":"Variability effects on the VT distribution of nanoscale NAND flash memories","author":"spessot","year":"0","journal-title":"Proc IEEE Int Rel Phys Symp"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2393299"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062309"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744843"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2500727.2500743"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573505"}],"container-title":["IEEE Transactions on Reliability"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/24\/9023405\/08642917.pdf?arnumber=8642917","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:42:40Z","timestamp":1651066960000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8642917\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":38,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tr.2019.2893287","relation":{},"ISSN":["0018-9529","1558-1721"],"issn-type":[{"value":"0018-9529","type":"print"},{"value":"1558-1721","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,3]]}}}