{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,16]],"date-time":"2025-10-16T06:57:49Z","timestamp":1760597869682,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000190","name":"U.S. Department of Commerce","doi-asserted-by":"publisher","award":["BS123456"],"award-info":[{"award-number":["BS123456"]}],"id":[{"id":"10.13039\/100000190","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61704039","61771167"],"award-info":[{"award-number":["61704039","61771167"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Rel."],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1109\/tr.2019.2896897","type":"journal-article","created":{"date-parts":[[2019,3,5]],"date-time":"2019-03-05T20:15:53Z","timestamp":1551816953000},"page":"430-439","source":"Crossref","is-referenced-by-count":15,"title":["An Adjustable and Fast Error Repair Scrubbing Method Based on Xilinx Essential Bits Technology for SRAM-Based FPGA"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1589-0128","authenticated-orcid":false,"given":"Rongsheng","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1486-6377","authenticated-orcid":false,"given":"Liyi","family":"Xiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jie","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3034-2912","authenticated-orcid":false,"given":"Xuebing","family":"Cao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Linzhe","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TNS.2007.910122"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TNS.2007.910122"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1016\/j.microrel.2018.01.014"},{"year":"2018","article-title":"Radiation-hardened, space-grade Virtex-5QV family data sheet: Overview","key":"ref13"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/TNS.2012.2211617"},{"year":"2017","article-title":"Xilinx TMRtool user guide","key":"ref15"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/TNS.2008.2000852"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/TNS.2004.834955"},{"year":"2000","article-title":"Correcting single-event upsets through Virtex partial configuration","key":"ref18"},{"year":"2000","article-title":"Virtex series configuration architecture user guide","key":"ref19"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TNS.2013.2270562"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TNS.2013.2288305"},{"year":"2014","article-title":"7 series FPGAs overview","key":"ref6"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/23.983140"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/LES.2016.2603918"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/TNS.2017.2743198"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TNS.2018.2826538"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TNS.2012.2231881"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/TDMR.2005.853449"},{"year":"2014","article-title":"Virtex-6 FPGA configuration user guide","key":"ref20"},{"year":"2012","article-title":"Soft error mitigation using prioritized essential bits","key":"ref22"},{"year":"2014","article-title":"7 series FPGAs configuration user guide","key":"ref21"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/TIE.2013.2273476"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/PHM.2017.8079218"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/ASICON.2017.8252487"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/LATW.2015.7102494"}],"container-title":["IEEE Transactions on Reliability"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/24\/9106466\/08660583.pdf?arnumber=8660583","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:43:03Z","timestamp":1651066983000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8660583\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6]]},"references-count":26,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tr.2019.2896897","relation":{},"ISSN":["0018-9529","1558-1721"],"issn-type":[{"type":"print","value":"0018-9529"},{"type":"electronic","value":"1558-1721"}],"subject":[],"published":{"date-parts":[[2020,6]]}}}