{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:01:35Z","timestamp":1740132095618,"version":"3.37.3"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T00:00:00Z","timestamp":1590969600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003968","name":"Iran National Science Foundation","doi-asserted-by":"publisher","award":["94020183"],"award-info":[{"award-number":["94020183"]}],"id":[{"id":"10.13039\/501100003968","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Rel."],"published-print":{"date-parts":[[2020,6]]},"DOI":"10.1109\/tr.2019.2897591","type":"journal-article","created":{"date-parts":[[2019,3,7]],"date-time":"2019-03-07T19:58:53Z","timestamp":1551988733000},"page":"833-844","source":"Crossref","is-referenced-by-count":6,"title":["Aging Mitigation in FPGAs Considering Delay, Power, and Temperature"],"prefix":"10.1109","volume":"69","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1516-3403","authenticated-orcid":false,"given":"Mohammad Hadi","family":"Mottaghi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8304-1304","authenticated-orcid":false,"given":"Mehdi","family":"Sedighi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0826-1091","authenticated-orcid":false,"given":"Morteza Saheb","family":"Zamani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"ref33","article-title":"Xilinx UG384 Spartan-6 FPGA Configurable Logic Block User Guide"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2010.5667399"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74442-9_16"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329205"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763244"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645497"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651926"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039410"},{"key":"ref13","first-page":"3","article-title":"A 90\ufffdnm low-power FPGA for battery-powered applications","author":"tuan","year":"0","journal-title":"Proc ACM\/SIGDA 14th Int Symp Field Programmable Gate Arrays"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.853692"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2561206"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2519385"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2016.13"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2015.2503329"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2281986"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645511"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2659001"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2005.853438"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/24.914546"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2014.2322673"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0739-4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2007.910130"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2007.70235"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2010.07.017"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132704"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412136"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2013.12.002"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593162"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035453"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2037637"},{"article-title":"Low Power Variation Tolerant Design In Nanometer Silicon","year":"0","author":"ziegler","key":"ref24"},{"article-title":"Semiconductor and IC Package Thermal Metrics","year":"0","author":"edwards","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2136316"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2008.71"}],"container-title":["IEEE Transactions on Reliability"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/24\/9106466\/08662646.pdf?arnumber=8662646","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:42:41Z","timestamp":1651066961000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8662646\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6]]},"references-count":34,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tr.2019.2897591","relation":{},"ISSN":["0018-9529","1558-1721"],"issn-type":[{"type":"print","value":"0018-9529"},{"type":"electronic","value":"1558-1721"}],"subject":[],"published":{"date-parts":[[2020,6]]}}}