{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,14]],"date-time":"2026-08-14T21:46:29Z","timestamp":1786743989404,"version":"3.56.0"},"reference-count":64,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003968","name":"Iran National Science Foundation","doi-asserted-by":"publisher","award":["4025937"],"award-info":[{"award-number":["4025937"]}],"id":[{"id":"10.13039\/501100003968","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Rel."],"published-print":{"date-parts":[[2025,12]]},"DOI":"10.1109\/tr.2025.3576044","type":"journal-article","created":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T13:45:23Z","timestamp":1751031923000},"page":"4915-4929","source":"Crossref","is-referenced-by-count":3,"title":["A Reliability-Aware Replacement Policy for STT-MRAM Caches in Server-Class Processors"],"prefix":"10.1109","volume":"74","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-1309-7979","authenticated-orcid":false,"given":"Abdollah","family":"Mohammadi","sequence":"first","affiliation":[{"name":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3737-683X","authenticated-orcid":false,"given":"Elham","family":"Cheshmikhani","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Shahid Beheshti University, Tehran, Iran"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0264-3865","authenticated-orcid":false,"given":"Hossein","family":"Asadi","sequence":"additional","affiliation":[{"name":"Department of Computer Engineering, Sharif University of Technology, Tehran, Iran"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3040425"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2881175"},{"key":"ref3","first-page":"1","article-title":"Process, circuit and system co-optimization of wafer level co-integrated finfet with vertical nanosheet selector for STT-MRAM applications","volume-title":"Proc. ACM\/IEEE Des. Automat. Conf.","author":"Huynh-Bao","year":"2019"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00042"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00035"},{"key":"ref6","first-page":"1","article-title":"On-chip memory technology design space explorations for mobile deep neural network accelerators","volume-title":"Proc. 56th ACM\/IEEE Des. Automat. Conf.","author":"Li","year":"2019"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2019.2923258"},{"key":"ref8","article-title":"Preventing read disturbance accumulation in a cache memory","author":"Asadi","year":"2022"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714946"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/INTERMAGShortPapers58606.2023.10305011"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2021.3137315"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2022.104462"},{"key":"ref13","article-title":"Reducing read disturbance error in tag array","author":"Asadi","year":"2022"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2875439"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3118210"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287686"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS46558.2021.9405094"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS48203.2023.10117666"},{"issue":"1","key":"ref19","first-page":"54","article-title":"STTRAM scaling and retention failure","volume":"17","author":"Naeimi","year":"2013","journal-title":"Intel Technol. J."},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297306"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.56"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035342"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2016.28"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2913207"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2023.3282804"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ITC-Asia58802.2023.10301173"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2530883"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2017.2701407"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/mocast.2019.8741642"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3118210"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1016\/B978-0-12-813353-8.00001-4"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357533"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927049"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2903592"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342114"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2016.2541629"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2986320"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1080\/21681724.2018.1482005"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2017.8053704"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2256945"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3321693"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref44","article-title":"The Gem5 simulator: Version 20.0","author":"Lowe-Power","year":"2020"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815971"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/3423135"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116550"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2022.3175269"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2021.3082004"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265042"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/tc.2020.3040152"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2021.105355"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342053"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/NANO58406.2023.10231317"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2016.2562021"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2022.108522"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3263527"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.24"},{"key":"ref61","first-page":"430","article-title":"Ship: Signature-based hit predictor for high performance caching","volume-title":"Proc. Annu. IEEE\/ACM Int. Symp. Microarchitecture","author":"Wu","year":"2011"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2017.32"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.17"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-019-02758-0"}],"container-title":["IEEE Transactions on Reliability"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/24\/11273031\/11053205-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/24\/11273031\/11053205.pdf?arnumber=11053205","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T18:41:59Z","timestamp":1764787319000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11053205\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,12]]},"references-count":64,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tr.2025.3576044","relation":{},"ISSN":["0018-9529","1558-1721"],"issn-type":[{"value":"0018-9529","type":"print"},{"value":"1558-1721","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,12]]}}}