{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T21:26:25Z","timestamp":1772573185963,"version":"3.50.1"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62472062"],"award-info":[{"award-number":["62472062"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62202079"],"award-info":[{"award-number":["62202079"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Rel."],"published-print":{"date-parts":[[2026]]},"DOI":"10.1109\/tr.2026.3662048","type":"journal-article","created":{"date-parts":[[2026,2,6]],"date-time":"2026-02-06T20:48:52Z","timestamp":1770410932000},"page":"1064-1078","source":"Crossref","is-referenced-by-count":0,"title":["Transformation-Recipe-Based FPGA Synthesis Compiler Testing"],"prefix":"10.1109","volume":"75","author":[{"given":"Yi","family":"Zhang","sequence":"first","affiliation":[{"name":"School of Computer Science, Beijing Institute of Technology, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8674-4948","authenticated-orcid":false,"given":"He","family":"Jiang","sequence":"additional","affiliation":[{"name":"School of Computer Science, Beijing Institute of Technology, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8554-6365","authenticated-orcid":false,"given":"Shikai","family":"Guo","sequence":"additional","affiliation":[{"name":"School of Information Science and Technology, Dalian Maritime University, Dalian, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5068-1938","authenticated-orcid":false,"given":"Xiaochen","family":"Li","sequence":"additional","affiliation":[{"name":"School of Software, Dalian University of Technology, Dalian, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-1478-5963","authenticated-orcid":false,"given":"Zun","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Software, Dalian University of Technology, Dalian, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuai","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Software, Dalian University of Technology, Dalian, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Xu","sequence":"additional","affiliation":[{"name":"China Electronic Product Reliability and Environmental Testing Research Institute, Guangzhou, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","article-title":"The rocket chip generator","author":"Asanovi","year":"2016"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSNT.2013.6967182"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-0817-5"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3411511"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3268221"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473972"},{"key":"ref7","article-title":"YosysA free Verilog synthesis suite","author":"Wolf","year":"2013"},{"key":"ref8","article-title":"Vivado","year":"2025"},{"key":"ref9","article-title":"Prime Quartus","year":"2023"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2025.3565488"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045559"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774632"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375310"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3718737"},{"key":"ref15","article-title":"Code difference guided fuzzing for FPGA logic synthesis compilers via Bayesian optimization","author":"Xu","year":"2025"},{"key":"ref16","article-title":"Yosys Documentation","year":"2023"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783720"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-99-7755-0_9"},{"key":"ref19","article-title":"Vivado design suite","year":"2024"},{"key":"ref20","article-title":"Yosys open synthesis suite wiki","year":"2024"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3534678.3539406"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3213611"},{"key":"ref23","article-title":"Yosys open synthesis suite","author":"Wolf","year":"2019"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836983"},{"issue":"5","key":"ref25","first-page":"4157","article-title":"Monte Carlo tree search: A review of recent modifications and applications","volume":"54","author":"wiechowski","year":"2021","journal-title":"Artif. Intell. Rev."},{"key":"ref26","first-page":"1","article-title":"Monte Carlo tree search and rapid action value estimation in computer Go","volume-title":"Proc. 5th Int. Conf. Comput. Games","author":"Coulom","year":"2006"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1023\/A:1013689704352"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3701232"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2024.3368553"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3540250.3549159"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3718737"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2021.3058671"},{"key":"ref33","first-page":"3941","article-title":"Lost in translation: Enabling confused deputy attacks on EDA software with TransFuzz","volume-title":"Proc. USENIX Conf. Secur. Symp.","author":"Solt","year":"2025"},{"key":"ref34","first-page":"2023","article-title":"Vloghammer"},{"key":"ref35","first-page":"19","article-title":"A correctness verification technique for commercial FPGA synthesis tools","volume-title":"Proc. IEEE 2nd Int. Workshop Assurance Cases Softw.-Intensive Syst.","author":"Kim"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM53951.2022.9786208"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3705730"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1071604.1071607"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1134650.1134663"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2400682.2400715"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628092"},{"key":"ref42","article-title":"Conformal equivalence checker","year":"2024"},{"key":"ref43","article-title":"Formality equivalence checking","year":"2024"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2022.3171220"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00103"},{"key":"ref46","volume-title":"Equivalence Checking of Digital Circuits: Fundamentals, Principles, Methods","author":"Molitor","year":"2007"}],"container-title":["IEEE Transactions on Reliability"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/24\/11317936\/11373565.pdf?arnumber=11373565","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T20:51:56Z","timestamp":1772571116000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11373565\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"references-count":46,"URL":"https:\/\/doi.org\/10.1109\/tr.2026.3662048","relation":{},"ISSN":["0018-9529","1558-1721"],"issn-type":[{"value":"0018-9529","type":"print"},{"value":"1558-1721","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]}}}