{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,3]],"date-time":"2026-05-03T05:40:38Z","timestamp":1777786838892,"version":"3.51.4"},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Korea Government (MSIT) through the National Research Foundation of Korea","award":["RS-2024-00405495"],"award-info":[{"award-number":["RS-2024-00405495"]}]},{"name":"Plug&Play(P&P) Chiplet Integration Research Center"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Rel."],"published-print":{"date-parts":[[2026]]},"DOI":"10.1109\/tr.2026.3679968","type":"journal-article","created":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T20:12:11Z","timestamp":1775074331000},"page":"1525-1539","source":"Crossref","is-referenced-by-count":0,"title":["A Dual-Mode Online BISR Architecture for Interconnect and Memory Repair in Chiplet-Based Systems"],"prefix":"10.1109","volume":"75","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2385-2375","authenticated-orcid":false,"given":"Donghyun","family":"Han","sequence":"first","affiliation":[{"name":"Computer Systems Reliable SOC Laboratory, Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-1669-3692","authenticated-orcid":false,"given":"Sooryeong","family":"Lee","sequence":"additional","affiliation":[{"name":"Computer Systems Reliable SOC Laboratory, Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3718-4352","authenticated-orcid":false,"given":"Jongho","family":"Park","sequence":"additional","affiliation":[{"name":"Computer Systems Reliable SOC Laboratory, Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-6740-8919","authenticated-orcid":false,"given":"Dayoung","family":"Kim","sequence":"additional","affiliation":[{"name":"Computer Systems Reliable SOC Laboratory, Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-9170-7969","authenticated-orcid":false,"given":"Seungtae","family":"Kim","sequence":"additional","affiliation":[{"name":"Computer Systems Reliable SOC Laboratory, Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youngkwang","family":"Lee","sequence":"additional","affiliation":[{"name":"Computer Systems Reliable SOC Laboratory, Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7093-2095","authenticated-orcid":false,"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[{"name":"Computer Systems Reliable SOC Laboratory, Department of Electrical and Electronic Engineering, Yonsei University, Seoul, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICEIC57457.2023.10049867"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2025.3526877"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2024.3457740"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49661.2025.10904798"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49661.2025.10904771"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007462"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2023.3317383"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2023.3302828"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2023.3327664"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MRL.2024.3386643"},{"key":"ref11","volume-title":"Universal Chiplet Interconnect Express (UCIe) Specification Rev 1.0","year":"2022"},{"key":"ref12","volume-title":"Universal Chiplet Interconnect Express (UCIe) Specification Rev 1.1","year":"2023"},{"key":"ref13","volume-title":"Universal Chiplet Interconnect Express (UCIe) Specification Rev 2.0","year":"2024"},{"key":"ref14","volume-title":"PCI Express Base Specification Revision 5.0 Version 1.0","year":"2019"},{"key":"ref15","volume-title":"PCI Express Base Specification Revision 6.0 Version 1.0","year":"2022"},{"key":"ref16","volume-title":"Compute Express Link 2.0 Specification","year":"2020"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2019.2942708"},{"key":"ref18","volume-title":"OpenHBI Specification Version 1.0","year":"2021"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.3040410"},{"key":"ref20","volume-title":"High Bandwidth Memory (HBM) DRAM","year":"2021"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2021.3117071"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3232096"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.52"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2015.7138734"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00064"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3082949"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3076141"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3153894"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2024.3434631"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1137\/0108018"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1016\/S0019-9958(60)90287-4"},{"key":"ref32","volume-title":"Theory and Practice of Error Control Codes","author":"Blahut","year":"1983"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2840807"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393289"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ITST.2006.288954"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICC42927.2021.9500279"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.38"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2957758"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2020.2965193"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2107924"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2228742"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2558514"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2876906"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2995094"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2927485"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC53507.2021.9613904"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2681703"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2062830"}],"container-title":["IEEE Transactions on Reliability"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/24\/11317936\/11466463.pdf?arnumber=11466463","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T19:48:25Z","timestamp":1777492105000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11466463\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"references-count":49,"URL":"https:\/\/doi.org\/10.1109\/tr.2026.3679968","relation":{},"ISSN":["0018-9529","1558-1721"],"issn-type":[{"value":"0018-9529","type":"print"},{"value":"1558-1721","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]}}}