{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T15:17:25Z","timestamp":1773155845600,"version":"3.50.1"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2002,9,1]],"date-time":"2002-09-01T00:00:00Z","timestamp":1030838400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IIEEE Trans. Software Eng."],"published-print":{"date-parts":[[2002,9]]},"DOI":"10.1109\/tse.2002.1033225","type":"journal-article","created":{"date-parts":[[2002,10,18]],"date-time":"2002-10-18T21:39:07Z","timestamp":1034977147000},"page":"847-862","source":"Crossref","is-referenced-by-count":62,"title":["Reconfigurable instruction set processors from a hardware\/software perspective"],"prefix":"10.1109","volume":"28","author":[{"given":"F.","family":"Barat","sequence":"first","affiliation":[]},{"given":"R.","family":"Lauwereins","sequence":"additional","affiliation":[]},{"given":"G.","family":"Deconinck","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/54.844333"},{"key":"ref2","volume-title":"Splash 2: FPGA\u2019s in a Custom Computing Machine","author":"Buell"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/2.204677"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1993.279484"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1994.315595"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192749"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.477415"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564773"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624600"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624608"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707878"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275164"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296446"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765937"},{"key":"ref15","volume-title":"Computer Architecture A Quantitative Approach","author":"Hennessy"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1996.545645"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/54.500200"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IWRSP.1999.779028"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707889"},{"key":"ref20","article-title":"DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century","volume-title":"Proc. Second Int\u2019l Symp. Field-Programmable Gate Arrays (FPGA \u201994)","author":"De Hon"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/40.482313"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1999.803683"},{"key":"ref23","article-title":"Mapping Methods for the Chimaera Reconfigurable Functional Unit","author":"Nelson"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0055252"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329187"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1994.331875"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564836"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707890"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/2.839323"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/2.839324"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296459"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1999.803671"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IWRSP.1999.779029"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/5.558718"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275121"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/197405.197406"}],"container-title":["IEEE Transactions on Software Engineering"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/32\/22192\/01033225.pdf?arnumber=1033225","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,15]],"date-time":"2025-03-15T05:15:39Z","timestamp":1742015739000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1033225\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,9]]},"references-count":36,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2002,9]]}},"URL":"https:\/\/doi.org\/10.1109\/tse.2002.1033225","relation":{},"ISSN":["0098-5589"],"issn-type":[{"value":"0098-5589","type":"print"}],"subject":[],"published":{"date-parts":[[2002,9]]}}}