{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T18:01:41Z","timestamp":1771696901914,"version":"3.50.1"},"reference-count":120,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T00:00:00Z","timestamp":1688169600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100008982","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1908633"],"award-info":[{"award-number":["1908633"]}],"id":[{"id":"10.13039\/501100008982","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006602","name":"Air Force Research Laboratory","doi-asserted-by":"publisher","award":["2211749"],"award-info":[{"award-number":["2211749"]}],"id":[{"id":"10.13039\/100006602","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IIEEE Trans. Software Eng."],"published-print":{"date-parts":[[2023,7]]},"DOI":"10.1109\/tse.2023.3269899","type":"journal-article","created":{"date-parts":[[2023,4,25]],"date-time":"2023-04-25T18:33:04Z","timestamp":1682447584000},"page":"3736-3752","source":"Crossref","is-referenced-by-count":4,"title":["CirFix: Automated Hardware Repair and its Real-World Applications"],"prefix":"10.1109","volume":"49","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3440-177X","authenticated-orcid":false,"given":"Priscila","family":"Santiesteban","sequence":"first","affiliation":[{"name":"Computer Science and Engineering, University of Michigan, Ann Arbor, MI, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2730-5077","authenticated-orcid":false,"given":"Yu","family":"Huang","sequence":"additional","affiliation":[{"name":"Computer Science, Vanderbilt University, Nashville, TN, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6749-2204","authenticated-orcid":false,"given":"Westley","family":"Weimer","sequence":"additional","affiliation":[{"name":"Computer Science and Engineering, University of Michigan, Ann Arbor, MI, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0434-6194","authenticated-orcid":false,"given":"Hammad","family":"Ahmad","sequence":"additional","affiliation":[{"name":"Computer Science and Engineering, University of Michigan, Ann Arbor, MI, USA"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Debugging at the hardware\/software interface","author":"Schirrmeister","year":"2012"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-70545-1_3"},{"key":"ref3","article-title":"Intel could make billions off of meltdown & spectre","author":"Wagner","year":"2018"},{"key":"ref4","article-title":"Pentium FDIV: The processor bug that shook the world","author":"Athow","year":"2014"},{"key":"ref5","article-title":"The Pentium f00f bug","volume-title":"Dr. Dobbss The World of Software Development","author":"Collins,","year":"1998"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465927"},{"key":"ref7","first-page":"370","article-title":"An efficient mechanism for debugging RTL description","volume-title":"Proc. IEEE 3rd Int. Workshop Syst.-on-Chip Real-Time Appl.","author":"Ran"},{"key":"ref8","first-page":"30","article-title":"Verification and fault localization for VHDL programs","volume":"2","author":"Bloem","year":"2002","journal-title":"J. Telematics Eng. Soc."},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2007.4392789"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1989.76898"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2017.2755013"},{"key":"ref12","article-title":"The living review on automated program repair","author":"Monperrus","year":"2018"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.17706\/jsw.13.8.437-452"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.5"},{"issue":"1","key":"ref15","first-page":"3","article-title":"Model-based diagnosis of hardware designs","volume-title":"Artif. Intell.","volume":"111","author":"Friedrich","year":"1999"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45517-5_16"},{"issue":"1","key":"ref17","first-page":"125","article-title":"On the relationship between model-based debugging and program slicing","volume-title":"Artif. Intell.","volume":"135","author":"Wotawa","year":"2002"},{"key":"ref18","volume-title":"Digital Design: With an Introduction to the Verilog HDL","author":"Mano","year":"2013"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/GI52543.2021.00013"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSRE.1995.497652"},{"key":"ref21","article-title":"What is a Hardware Description Language (HDL)?","author":"Keim","year":"2020"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICSE.2012.6227211"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507763"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-04272-1_3"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICSME.2018.00066"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/s10664-021-10003-7"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/s11704-020-9263-1"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/SANER50967.2021.00018"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1866307.1866370"},{"key":"ref30","first-page":"357","volume-title":"Top-Down Digital VLSI Design: From Architectures to Gate-Level Circuits and FPGAs","author":"Kaeslin","year":"2015"},{"key":"ref31","volume-title":"Genetic Programming: On the Programming of Computers by Means of Natural Selection","volume":"1","author":"Koza","year":"1992"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2001576.2001768"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/2.963440"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/0-306-47631-2_6"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1173706.1173734"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/3395363.3397351"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/s11219-013-9208-0"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/581396.581397"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1370750.1370761"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1101908.1101949"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2009.06.035"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2000791.2000795"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2771783.2771791"},{"key":"ref44","first-page":"184","article-title":"Fitness distance correlation as a measure of problem difficulty for genetic algorithms","volume-title":"Proc. 6th Int. Conf. Genet. Algorithms","author":"Jones"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ICSE.2013.6606626"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3293882.3330577"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/SANER.2019.8667970"},{"key":"ref48","volume-title":"RTL Modeling With SystemVerilog for Simulation and Synthesis Using SystemVerilog for ASIC and FPGA Design","author":"Sutherland","year":"2017"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/2568225.2568254"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/2837614.2837617"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4471-0427-8_20"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1162\/evco.1996.4.2.113"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/2330163.2330296"},{"key":"ref54","article-title":"Advanced techniques for search-based program repair","author":"Timperley","year":"2017"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/20.952626"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/1569901.1570031"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/ICSE.2009.5070536"},{"key":"ref58","article-title":"IEEE standard for verilog hardware description language","year":"2006"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2018.2842781"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16214-0_42"},{"key":"ref61","article-title":"Verilog simulator","author":"Synopsys","year":"2004"},{"key":"ref62","article-title":"VCS functional verification solution","year":"2020"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/ICSE.2013.6606623"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1007\/s10710-013-9195-8"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1007\/s10664-005-3861-2"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1145\/2610384.2628055"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1007\/11560548_6"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1145\/1569901.1570127"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1049\/ip-sen:19982444"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1002\/spe.409"},{"issue":"7","key":"ref71","first-page":"774","article-title":"An automated framework for software test oracle","volume-title":"Inf. Softw. Technol.","volume":"53","author":"Shahamiri","year":"2011"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1145\/986710.986725"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/RTEST.2018.8397165"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2241176"},{"key":"ref75","first-page":"178","article-title":"Supporting oracle construction via static analysis","volume-title":"Proc. IEEE\/ACM 31st Int. Conf. Autom. Softw. Eng.","author":"Chen"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/ICCES.2015.7393026"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/ICSEA.2009.29"},{"key":"ref78","volume-title":"Testing Object-Oriented Systems: Models, Patterns, and Tools","author":"Binder","year":"2000"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/ICSTW.2010.31"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/ICST.2013.11"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1145\/2931037.2931062"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2014.2372785"},{"key":"ref83","first-page":"218","article-title":"System timing","volume-title":"Introduction to VLSI Systems","author":"Seitz","year":"1980"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2011.104"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.14569\/ijacsa.2019.0101113"},{"issue":"3","key":"ref86","first-page":"193","article-title":"Genetic algorithms, tournament selection, and the effects of noise","volume":"9","author":"Miller","year":"1995","journal-title":"Complex Syst."},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1145\/1735223.1735249"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2020.3032064"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1145\/3387904.3389258"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1145\/2884781.2884807"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629585"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1007\/978-81-322-2791-5"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1109\/MS.2021.3071086"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1145\/3368089.3409681"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1162\/artl_a_00319"},{"key":"ref96","first-page":"95","article-title":"How to design a program repair bot? Insights from the repairnator project","volume-title":"Proc. IEEE\/ACM 40th Int. Conf. Softw. Eng.: Softw. Eng. Pract. Track","author":"Urli"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1145\/2025113.2025121"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1145\/2786805.2786825"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1007\/s10664-017-9577-2"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1109\/ICSE.2019.00020"},{"key":"ref101","article-title":"A critical review on the evaluation of automated program repair systems","volume-title":"J. Syst. Softw.","volume":"171","author":"Liu","year":"2021"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1109\/ICST.2019.00020"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1109\/ICSE.2017.45"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2016.2560811"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1109\/icse.2019.00020"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1145\/2884781.2884807"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1145\/2001420.2001445"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1109\/ICSME.2016.67"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1145\/3126594.3126637"},{"key":"ref110","article-title":"Formalizing and enhancing verilog","author":"Gillenwater","year":"2007"},{"key":"ref111","article-title":"Synthesizable verilog","author":"Salama","year":"2007"},{"key":"ref112","doi-asserted-by":"publisher","DOI":"10.1145\/1328408.1328416"},{"key":"ref113","volume-title":"Advanced ASIC Chip Synthesis Using Synopsys Design Compiler Physical Compiler and Primetime","author":"Bhatnagar","year":"2002"},{"key":"ref114","article-title":"Timing is everything: The trouble with timing closure in FPGA design","author":"Morris","year":"2013","journal-title":"Electron. Eng. J."},{"key":"ref115","doi-asserted-by":"publisher","DOI":"10.1145\/2560519.2568050"},{"key":"ref116","doi-asserted-by":"publisher","DOI":"10.1109\/DFT52944.2021.9568296"},{"key":"ref117","first-page":"213","article-title":"Hardfails: Insights into software-exploitable hardware bugs","volume-title":"Proc. USENIX Secur. Symp.","author":"Dessouky"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-23716-4_6"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1109\/ICSE.2015.63"},{"key":"ref120","doi-asserted-by":"publisher","DOI":"10.1145\/2931037.2948705"}],"container-title":["IEEE Transactions on Software Engineering"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/32\/10185148\/10108500-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/32\/10185148\/10108500.pdf?arnumber=10108500","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,14]],"date-time":"2024-03-14T01:44:08Z","timestamp":1710380648000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10108500\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7]]},"references-count":120,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tse.2023.3269899","relation":{},"ISSN":["0098-5589","1939-3520","2326-3881"],"issn-type":[{"value":"0098-5589","type":"print"},{"value":"1939-3520","type":"electronic"},{"value":"2326-3881","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,7]]}}}