{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T08:33:11Z","timestamp":1765355591419},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2011,11,1]],"date-time":"2011-11-01T00:00:00Z","timestamp":1320105600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Signal Process."],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/tsp.2011.2163630","type":"journal-article","created":{"date-parts":[[2011,8,15]],"date-time":"2011-08-15T20:19:44Z","timestamp":1313439584000},"page":"5617-5626","source":"Crossref","is-referenced-by-count":119,"title":["Delayed Stochastic Decoding of LDPC Codes"],"prefix":"10.1109","volume":"59","author":[{"given":"A.","family":"Naderi","sequence":"first","affiliation":[]},{"given":"S.","family":"Mannor","sequence":"additional","affiliation":[]},{"given":"M.","family":"Sawan","sequence":"additional","affiliation":[]},{"given":"W. J.","family":"Gross","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2010.2051434"},{"key":"ref11","year":"2006","journal-title":"IEEE Standard for Information TechnologyTelecommunications and Information Exchange Between Systems-Local and Metropolitan Area NetworksSpecific Requirements Part 3 Carrier Sense Multiple Access With Collision Detection (CSMA\/CD) Access Method and Physical Layer Specifications"},{"key":"ref12","year":"0","journal-title":"IEEE Working Group for 40 Gb\/s and 100 Gb\/s Operation"},{"key":"ref13","year":"0","journal-title":"The IEEE 802 16 Working Group"},{"key":"ref14","year":"0","journal-title":"The IEEE 802 11n Working Group"},{"key":"ref15","year":"2004","journal-title":"G 975 1 Forward Error Correction for High Bit Rate DWDM Submarine Systems"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/el:20030217"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2005.1523513"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/el:20030217"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2005.1599845"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2046957"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"461","DOI":"10.1109\/TCSII.2005.850452","article-title":"A high-speed low-complexity Reed&#x2013;Solomon decoder for optical communications","volume":"52","author":"lee","year":"2005","journal-title":"IEEE Trans Circuits Syst II"},{"key":"ref27","article-title":"Check reliability based bit-flipping decoding algorithms for LDPC codes","author":"chang","year":"2010","journal-title":"Proc IEEE Int Symp Inf Theory"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2011360"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1962.1057683"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.905328"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803931"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2008.929671"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2006.060570"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2009.5174465"},{"key":"ref9","first-page":"1","article-title":"Tracking forecast memories for stochastic decoding","author":"tehrani","year":"2010","journal-title":"J Signal Process Syst"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2009.4804384"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2009.4959645"},{"key":"ref22","first-page":"286","article-title":"A 47 Gb\/s LDPC decoder with improved low error rate performance","author":"zhang","year":"2009","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2006.877971"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2003.814716"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2009.5425510"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1692544"},{"key":"ref25","first-page":"459","article-title":"A 3.3-Gbps bit-serial block-interlaced min-sum LDPC decoder in 0.13-<ref_formula><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex> <\/ref_formula> CMOS","author":"darabiha","year":"2007","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"}],"container-title":["IEEE Transactions on Signal Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/78\/6041052\/05975253.pdf?arnumber=5975253","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:48:13Z","timestamp":1633909693000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5975253\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":29,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tsp.2011.2163630","relation":{},"ISSN":["1053-587X","1941-0476"],"issn-type":[{"value":"1053-587X","type":"print"},{"value":"1941-0476","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,11]]}}}