{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,13]],"date-time":"2026-05-13T05:08:41Z","timestamp":1778648921681,"version":"3.51.4"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Signal Process."],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/tsp.2012.2189768","type":"journal-article","created":{"date-parts":[[2012,3,6]],"date-time":"2012-03-06T01:05:30Z","timestamp":1330995930000},"page":"3253-3263","source":"Crossref","is-referenced-by-count":26,"title":["Minimizing Access Cost for Multiple Types of Memory Units in Embedded Systems Through Data Allocation and Scheduling"],"prefix":"10.1109","volume":"60","author":[{"given":"Qingfeng","family":"Zhuge","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yibo","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingtong","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei-Che","family":"Tseng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edwin Hsing-Mean","family":"Sha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/12.822565"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.199"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"334","DOI":"10.1145\/258915.258945","article-title":"Data distribution support on distributed shared memory multiprocessors","author":"chandra","year":"1997","journal-title":"Proc ACM SIGPLAN 1997 Conf Programming Lang Design Implement (PLDI)"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1155\/2000\/464182"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"ref36","first-page":"3","article-title":"MiBench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Proc WWC"},{"key":"ref35","doi-asserted-by":"crossref","first-page":"566","DOI":"10.1145\/157485.165042","article-title":"rotation scheduling: a loop pipelining algorithm","author":"chao","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1109\/ICPADS.2005.196","article-title":"Minimizing energy via loop scheduling and DVS for multi-core embedded systems","author":"chen","year":"2005","journal-title":"Proc 11th Int Conf Parallel Distrib Syst"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICNC.2007.346"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837363"},{"key":"ref12","first-page":"1","article-title":"Towards energy efficient hybrid on-chip scratch pad memory with non-volatile memory","author":"hu","year":"2011","journal-title":"Proc DATE"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2097307"},{"key":"ref14","article-title":"Write activity reduction on non-volatile main memories for embedded chip multi-processors","author":"hu","year":"0","journal-title":"ACM Trans Embedded Comput Syst"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/581888.581891"},{"key":"ref16","first-page":"521","article-title":"Heap data allocation to scratch-pad memory in embedded systems","volume":"1","author":"dominguez","year":"2005","journal-title":"J Embedded Comput"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1151074.1151085"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2007.37"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582323"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243810"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CODES.2002.1003604"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.97"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/951746.951747"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-009-0362-3"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1147\/sj.52.0078"},{"key":"ref5","first-page":"95","article-title":"Co-optimization of memory access and task scheduling on MPSoC architectures with multi-level memory","author":"he","year":"2010","journal-title":"Proc ASP-DAC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859478"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref2","first-page":"623","article-title":"Efficient assignment with guaranteed probability for heterogeneous parallel DSP","author":"qiu","year":"2006","journal-title":"Proc ICPADS"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785503"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2008.4517894"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/348019.348570"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156226"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/502217.502221"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243809"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012701"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479830"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.115"}],"container-title":["IEEE Transactions on Signal Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/78\/6198804\/06164270.pdf?arnumber=6164270","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,21]],"date-time":"2024-04-21T03:44:44Z","timestamp":1713671084000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6164270\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":37,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tsp.2012.2189768","relation":{},"ISSN":["1053-587X","1941-0476"],"issn-type":[{"value":"1053-587X","type":"print"},{"value":"1941-0476","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,6]]}}}