{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T06:49:19Z","timestamp":1774680559668,"version":"3.50.1"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Signal Process."],"published-print":{"date-parts":[[2013,1]]},"DOI":"10.1109\/tsp.2012.2222399","type":"journal-article","created":{"date-parts":[[2012,10,3]],"date-time":"2012-10-03T18:02:25Z","timestamp":1349287345000},"page":"440-449","source":"Crossref","is-referenced-by-count":78,"title":["Estimation of NAND Flash Memory Threshold Voltage Distribution for Optimum Soft-Decision Error Correction"],"prefix":"10.1109","volume":"61","author":[{"given":"Dong-hwan","family":"Lee","sequence":"first","affiliation":[]},{"given":"Wonyong","family":"Sung","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2004.824360"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418893"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.2307\/2334448"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.888299"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917558"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007154"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"186","DOI":"10.1109\/JSSC.2008.2007152","article-title":"A 34 MB\/s MLC write throughput 16 Gb NAND with all bit line architecture on 56 nm technology","volume":"44","author":"cernea","year":"2009","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.499738"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.475701"},{"key":"ref19","year":"0","journal-title":"NAND flash Memory Product Catalogue"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071990"},{"key":"ref27","year":"0","journal-title":"64 Gb 128 Gb 256 Gb 512 Gb Asynchronous\/Synchronous NAND Features"},{"key":"ref3","first-page":"94","article-title":"Error correction for multi-level NAND flash memory using Reed-Solomon codes","author":"chen","year":"2008","journal-title":"Proc IEEE Workshop Signal Process Syst (SiPS)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2174389"},{"key":"ref5","first-page":"5","article-title":"Soft information for LDPC decoding in flash: Mutual-information optimized quantization","author":"wang","year":"2011","journal-title":"Proc IEEE Global Commun Conf (GLOBECOM)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817545"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2012.6364973"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2006.352599"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/55.998871"},{"key":"ref1","first-page":"5","article-title":"Scaling non-volatile memory below 30 nm","author":"prall","year":"2007","journal-title":"Proc Non Volatile Semicond Memory Workshop"},{"key":"ref20","first-page":"325","article-title":"Taxonomy of nominal type histogram distance measures","author":"cha","year":"2008","journal-title":"Proc Amer Conf Appl Math"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0067700"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1137\/0111030"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2160747"},{"key":"ref23","author":"flannery","year":"1992","journal-title":"Numerical Recipes"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2010.12.010"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6272049"}],"container-title":["IEEE Transactions on Signal Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/78\/6387660\/06320667.pdf?arnumber=6320667","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:50:52Z","timestamp":1633909852000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6320667\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,1]]},"references-count":27,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tsp.2012.2222399","relation":{},"ISSN":["1053-587X","1941-0476"],"issn-type":[{"value":"1053-587X","type":"print"},{"value":"1941-0476","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,1]]}}}