{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,23]],"date-time":"2026-10-23T23:08:41Z","timestamp":1792796921227,"version":"4.5.0"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"14","license":[{"start":{"date-parts":[[2013,7,1]],"date-time":"2013-07-01T00:00:00Z","timestamp":1372636800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2013,7,1]],"date-time":"2013-07-01T00:00:00Z","timestamp":1372636800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2013,7,1]],"date-time":"2013-07-01T00:00:00Z","timestamp":1372636800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Signal Process."],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/tsp.2013.2261295","type":"journal-article","created":{"date-parts":[[2013,5,2]],"date-time":"2013-05-02T23:41:09Z","timestamp":1367538069000},"page":"3509-3520","source":"Crossref","is-referenced-by-count":10,"title":["Power-Aware Variable Partitioning for DSPs With Hybrid PRAM and DRAM Main Memory"],"prefix":"10.1109","volume":"61","author":[{"given":"Tiantian","family":"Liu","sequence":"first","affiliation":[{"name":"Cloud Computing Center, Chinese Academy of Sciences"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yingchao","family":"Zhao","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Caritas Institute of Higher Education"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[{"name":"Department of Computer Science, City University of Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Minming","family":"Li","sequence":"additional","affiliation":[{"name":"Department of Computer Science, City University of Hong Kong"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref11","first-page":"1121","article-title":"Variable partitioning for dual memory bank DSPS","author":"daniel","year":"2001","journal-title":"Proc ICASSP"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2004.823506"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2008.4517894"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"276","DOI":"10.1007\/3-540-45937-5_20","article-title":"Influence of loop optimizations on energy consumption of multi-bank memory systems","author":"kandemir","year":"2002","journal-title":"Proc 11th Int Conf Compiler Construct (CC'02)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1059876.1059885"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837363"},{"key":"ref17","year":"0","journal-title":"LP_solve"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.40"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/967900.968078"},{"key":"ref4","article-title":"Operating system support for NVM+DRAM hybrid main memory","author":"mogul","year":"2009","journal-title":"Proc HotOS"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"664","DOI":"10.1145\/1629911.1630086","article-title":"pdram: a hybrid pram and dram main memory system","author":"dhiman","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024738"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2141702.2141712"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1142\/1388"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1116\/1.3301579"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024819"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref20","author":"scale","year":"0"},{"key":"ref22","article-title":"SPstone C A DSP oriented benchmarking methodology","author":"zivojnovic","year":"1994","journal-title":"Proc 6th Int Conf Signal Process Appl Technol"},{"key":"ref21","year":"0","journal-title":"Micron DDR3"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"}],"container-title":["IEEE Transactions on Signal Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/78\/6545335\/06512621.pdf?arnumber=6512621","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,22]],"date-time":"2025-04-22T17:43:54Z","timestamp":1745343834000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6512621\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":23,"journal-issue":{"issue":"14"},"URL":"https:\/\/doi.org\/10.1109\/tsp.2013.2261295","relation":{},"ISSN":["1053-587X","1941-0476"],"issn-type":[{"value":"1053-587X","type":"print"},{"value":"1941-0476","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,7]]}}}