{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T04:18:22Z","timestamp":1745381902242,"version":"3.40.4"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"16","license":[{"start":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T00:00:00Z","timestamp":1375315200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T00:00:00Z","timestamp":1375315200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T00:00:00Z","timestamp":1375315200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Signal Process."],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/tsp.2013.2264057","type":"journal-article","created":{"date-parts":[[2013,5,20]],"date-time":"2013-05-20T18:42:03Z","timestamp":1369075323000},"page":"4127-4140","source":"Crossref","is-referenced-by-count":18,"title":["A First Step Toward On-Chip Memory Mapping for Parallel Turbo and LDPC Decoders: A Polynomial Time Mapping Algorithm"],"prefix":"10.1109","volume":"61","author":[{"given":"Awais Hussain","family":"Sani","sequence":"first","affiliation":[{"name":"Lab-STICC (Laboratoire des Sciences Techniques de l'Information, de la Communication et de la Connaissance), Université de Bretagne-Sud, Lorient, France"}]},{"given":"Philippe","family":"Coussy","sequence":"additional","affiliation":[{"name":"Lab-STICC (Laboratoire des Sciences Techniques de l'Information, de la Communication et de la Connaissance), Université de Bretagne-Sud, Lorient"}]},{"given":"Cyrille","family":"Chavet","sequence":"additional","affiliation":[{"name":"Lab-STICC (Laboratoire des Sciences Techniques de l'Information, de la Communication et de la Connaissance), Université de Bretagne-Sud, Lorient"}]}],"member":"263","reference":[{"journal-title":"Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications Enhancements for Higher Throughput","year":"2008","key":"ref39"},{"journal-title":"Technical Specification Group Radio Access Network Multiplexing and Channel Coding (FDD)","year":"2008","key":"ref38"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/SARNOF.2010.5469723"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/25.901892"},{"key":"ref31","first-page":"509","article-title":"Parallel turbo decoding","volume":"2","author":"zhang","year":"2004","journal-title":"Proc Int Symp Circuits Syst (ISCAS)"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/BF00998632"},{"journal-title":"?Frame structure channel coding and modulation for the second generation digital terrestrial television broadcasting system (DVB-T2) ?","year":"2010","key":"ref37"},{"journal-title":"Technical Specification Group Radio Access Network Multiplexing and Channel Coding (FDD)","year":"2004","key":"ref36"},{"journal-title":"Technical Specification Group Radio Access Network Evolved Universal Terrestrial Radio Access Multiplexing and Channel Coding (Release 8)","year":"2008","key":"ref35"},{"key":"ref34","first-page":"137","article-title":"High-throughput turbo decoding techniques for 4G","author":"blankenship","year":"2002","journal-title":"Proc Int l Conf 3G Wireless and Beyond"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.894409"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2008.4560109"},{"journal-title":"Air Interface for Fixed and Mobile Broadband Wireless Access Systems Amendment 2 Physical and Medium Access Control Layers for Combined Fixed and Mobile Operation in Licensed Bands Corrigendum 1","year":"2006","key":"ref40"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1155\/ASP.2005.808"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/el:20020916"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/el:20020148"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2004.839478"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2005.864450"},{"key":"ref17","first-page":"1232","article-title":"Joint code and decoder design for implementation-oriented (3;k)-regular LDPC codes","volume":"2","author":"zhang","year":"2001","journal-title":"Proc Asilomar Conf Signals Syst Comput"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817545"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1009986"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/18.748992"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537955"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/4347.001.0001","author":"gallager","year":"1963","journal-title":"Low-Density Parity-Check Codes"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2010.5495535"},{"journal-title":"Iterative Error Correction Turbo Low-Density Parity-Check and Repeat-Accumulate Codes","year":"2010","author":"johnson","key":"ref6"},{"journal-title":"David Mackay's Gallager code resources","year":"0","key":"ref5"},{"key":"ref29","doi-asserted-by":"crossref","DOI":"10.1201\/9780203490204","volume":"353","author":"gross","year":"2003","journal-title":"Handbook of Graph Theory"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.987093"},{"journal-title":"Probabilistic Reasoning in Intelligent Systems Networks of Plausible Inference","year":"1988","author":"pearl","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.1993.397441"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e89-a.7.1976"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1137\/S0097539796299266"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2002.1046443"},{"key":"ref45","first-page":"334","article-title":"Scalable and area efficient concurrent interleaver for high throughput turbodecoders","author":"speziali","year":"2004","journal-title":"Proc 8th Euromicro Conf DSD"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364668"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2003.1202441"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2046257"},{"key":"ref24","first-page":"131","article-title":"Conflict graph based allocation of static objects to memory banks","author":"keyngnaert","year":"2001","journal-title":"Informal Proc 1st Workshop Semantic Program Anal Comput Environ"},{"journal-title":"DAVINCI Codes","year":"0","key":"ref41"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541363"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2009.178"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2019076"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176715"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2004.833353"}],"container-title":["IEEE Transactions on Signal Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/78\/6558519\/06517513.pdf?arnumber=6517513","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,22]],"date-time":"2025-04-22T17:43:55Z","timestamp":1745343835000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6517513\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":45,"journal-issue":{"issue":"16"},"URL":"https:\/\/doi.org\/10.1109\/tsp.2013.2264057","relation":{},"ISSN":["1053-587X","1941-0476"],"issn-type":[{"type":"print","value":"1053-587X"},{"type":"electronic","value":"1941-0476"}],"subject":[],"published":{"date-parts":[[2013,8]]}}}