{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T18:28:40Z","timestamp":1778869720591,"version":"3.51.4"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Signal Process."],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/tsp.2014.2371781","type":"journal-article","created":{"date-parts":[[2014,12,12]],"date-time":"2014-12-12T22:06:18Z","timestamp":1418421978000},"page":"349-359","source":"Crossref","is-referenced-by-count":36,"title":["Multi-Gb\/s Software Decoding of Polar Codes"],"prefix":"10.1109","volume":"63","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2269-8756","authenticated-orcid":false,"given":"Bertrand","family":"Le Gal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Camille","family":"Leroux","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christophe","family":"Jego","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271839"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2013.2251339"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISWCS.2011.6125398"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2014.6855069"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/el:20081927"},{"key":"ref14","first-page":"1","article-title":"An evaluation on using GPU coprocessing for software radios on a low-cost platform","author":"stolz","year":"2012","journal-title":"Proc Int Conf Design Architect Signal Image Process (DASIP)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2010.5434388"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/wicom.2011.6036680"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2013.6655329"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/GlobalSIP.2013.6737142"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-011-9764-9"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2012.090312.121501"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.66"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2011.6033904"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2014.140514"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2011.5946819"},{"key":"ref29","author":"chapman","year":"2008","journal-title":"Using OpenMP Portable Shared Memory Parallel Programming"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2011.101811.111480"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2012.2223693"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-012-0685-3"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2009.5205860"},{"key":"ref9","article-title":"A successive cancellation decoder ASIC for a 1024-bit polar code in 180 nm CMOS","author":"mishra","year":"2012","journal-title":"Proc Asian Solid-State Circuits Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2009.2021379"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/GlobalSIP.2013.6737137"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2011.061611.110862"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2009.934110"},{"key":"ref24","author":"levinthal","year":"2009","journal-title":"Performance Analysis Guide for Intel Core-i7 Processor and Intel Xeon 5500 Processors"},{"key":"ref23","author":"tal","year":"2011","journal-title":"?How to construct polar codes ?"},{"key":"ref26","year":"2014","journal-title":"Intel 64 and IA-32 Architectures Optimization Reference Manual"},{"key":"ref25","author":"bjerke","year":"2008","journal-title":"SIMD Tutorial"}],"container-title":["IEEE Transactions on Signal Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/78\/6980168\/06960078.pdf?arnumber=6960078","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:27:34Z","timestamp":1642004854000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6960078\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":30,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tsp.2014.2371781","relation":{},"ISSN":["1053-587X","1941-0476"],"issn-type":[{"value":"1053-587X","type":"print"},{"value":"1941-0476","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,1]]}}}