{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,24]],"date-time":"2025-06-24T07:29:59Z","timestamp":1750750199953},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/tsp.2019.8769055","type":"proceedings-article","created":{"date-parts":[[2019,7,26]],"date-time":"2019-07-26T00:09:21Z","timestamp":1564099761000},"source":"Crossref","is-referenced-by-count":6,"title":["High-speed Data Acquisition and Signal Processing Using Cost Effective ARM + FPGA Processors"],"prefix":"10.1109","author":[{"given":"Petr","family":"Dejdar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Petr","family":"Munster","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tomas","family":"Horvath","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","author":"koheron","year":"2016","journal-title":"Pulse generator for the Red Pitaya"},{"key":"ref11","year":"2019","journal-title":"SPECIFICATIONS PCI-5105"},{"key":"ref12","year":"0","journal-title":"PCI-9820"},{"key":"ref13","year":"2015","journal-title":"User Manual PCIE-1840"},{"key":"ref14","author":"dejdar","year":"2018","journal-title":"Graficke uzivatelske rozhrani pro senzoricke systemy"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1515\/mms-2015-0009"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2016.2642221"},{"key":"ref6","year":"2017","journal-title":"Welcome to the Red Pitaya documentation"},{"key":"ref5","year":"2015","journal-title":"Analog Discovery Reference Manual"},{"key":"ref8","author":"zynq","year":"0","journal-title":"Zynq-7000 SoC Product Advantages"},{"key":"ref7","year":"2016","journal-title":"NI myRIO-1900 USER GUIDE"},{"key":"ref2","year":"2019","journal-title":"Data Acquisition"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.optcom.2018.09.064"},{"key":"ref9","author":"churiwala","year":"2016","journal-title":"Designing with Xilinx FPGAs using Vivado"}],"event":{"name":"2019 42nd International Conference on Telecommunications and Signal Processing (TSP)","location":"Budapest, Hungary","start":{"date-parts":[[2019,7,1]]},"end":{"date-parts":[[2019,7,3]]}},"container-title":["2019 42nd International Conference on Telecommunications and Signal Processing (TSP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8764048\/8768805\/08769055.pdf?arnumber=8769055","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:53:28Z","timestamp":1658094808000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8769055\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/tsp.2019.8769055","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}