{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T03:17:54Z","timestamp":1725592674190},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/tsp.2019.8769111","type":"proceedings-article","created":{"date-parts":[[2019,7,25]],"date-time":"2019-07-25T20:09:21Z","timestamp":1564085361000},"page":"261-264","source":"Crossref","is-referenced-by-count":6,"title":["Polar Codes Sequential Decoder Hardware Architecture"],"prefix":"10.1109","author":[{"given":"Aleksei","family":"Krylov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrey","family":"Rashich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aleksandr","family":"Gelgor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dmitrii","family":"Fadeev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Block sequential decoding techniques for polar subcodes","author":"trofimiuk","year":"2018","journal-title":"CoRR"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2018.2838554"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.1994.577044"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2015.2504269"},{"journal-title":"MegaChips ASIC Process Technology Comparison","year":"2019","key":"ref11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2018.8437559"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/el.2012.1459"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2017.8006852"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2015.2410251"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2012.2223693"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2009.2021379"}],"event":{"name":"2019 42nd International Conference on Telecommunications and Signal Processing (TSP)","start":{"date-parts":[[2019,7,1]]},"location":"Budapest, Hungary","end":{"date-parts":[[2019,7,3]]}},"container-title":["2019 42nd International Conference on Telecommunications and Signal Processing (TSP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8764048\/8768805\/08769111.pdf?arnumber=8769111","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T17:48:13Z","timestamp":1658080093000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8769111\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/tsp.2019.8769111","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}