{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T10:12:28Z","timestamp":1767262348076,"version":"3.37.3"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Signal Process."],"published-print":{"date-parts":[[2022]]},"DOI":"10.1109\/tsp.2022.3161158","type":"journal-article","created":{"date-parts":[[2022,3,22]],"date-time":"2022-03-22T19:38:03Z","timestamp":1647977883000},"page":"1673-1686","source":"Crossref","is-referenced-by-count":11,"title":["Hardware-Aware Design of Multiplierless Second-Order IIR Filters With Minimum Adders"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6704-759X","authenticated-orcid":false,"given":"Remi","family":"Garcia","sequence":"first","affiliation":[{"name":"Nantes Université, École Centrale Nantes, CNRS, LS2N, UMR 6004, Nantes, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0702-5652","authenticated-orcid":false,"given":"Anastasia","family":"Volkova","sequence":"additional","affiliation":[{"name":"Nantes Université, École Centrale Nantes, CNRS, LS2N, UMR 6004, Nantes, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8593-3138","authenticated-orcid":false,"given":"Martin","family":"Kumm","sequence":"additional","affiliation":[{"name":"Faculty of Applied Computer Science, Fulda University of Applied Sciences, Fulda, Germany"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6561-5888","authenticated-orcid":false,"given":"Alexandre","family":"Goldsztejn","sequence":"additional","affiliation":[{"name":"Nantes Université, École Centrale Nantes, CNRS, LS2N, UMR 6004, Nantes, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3367-340X","authenticated-orcid":false,"given":"Jonas","family":"Kuhle","sequence":"additional","affiliation":[{"name":"Faculty of Applied Computer Science, Fulda University of Applied Sciences, Fulda, Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.1999.812244"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IMTC.2002.1006943"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/YCICT.2010.5713073"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4471-2039-1","volume-title":"Parametrizations in Control, Estimation and Filtering Problems: Accuracy Aspects","author":"Gevers","year":"1993"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:19941191"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2009.10.001"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/82.466647"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1240233.1240234"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6272072"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1186\/1687-6180-2013-111"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-658-13323-8"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2823780"},{"issue":"10","key":"ref13","article-title":"Fast integer multipliers fit in FPGAs","volume-title":"Electron. Des. News","author":"Chapman","year":"1994"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937651"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2019.00037"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2879432"},{"volume-title":"VLSI Digital Signal Processing Systems: Design and Implementation","year":"1999","author":"Parhi","key":"ref17"},{"volume-title":"Discrete-Time Signal Processing","year":"2009","author":"Oppenheim","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICDSP.1997.628426"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1986.1168633"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1995.519898"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSP.2018.8524139"},{"article-title":"Design of optimal multiplierless FIR filters with minimal number of adders","year":"2021","author":"Kumm","key":"ref23"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-87477-5_5"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.44"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1137\/1035089"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2017.9"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.ejor.2019.10.025"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1287\/mnsc.22.4.455"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1287\/opre.40.1.S109"},{"volume-title":"Introduction to Linear Optimization","year":"1997","author":"Bertsimas","key":"ref31"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/s10589-006-0395-5"},{"volume-title":"Digital Filters: Analysis, Design, and Signal Processing Applications","year":"2018","author":"Antoniou","key":"ref33"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/11889205_46"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/j.artint.2015.08.006"},{"article-title":"Automating the pipeline of arithmetic datapaths","year":"2016","author":"Dinechin","key":"ref36"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ACC.2003.1239730"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2170988"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775998"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1137\/15M1020575"},{"article-title":"CPLEX users manual","volume-title":"CPLEX","year":"2020","key":"ref41"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2015.14"}],"container-title":["IEEE Transactions on Signal Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/78\/9675017\/09739887.pdf?arnumber=9739887","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,18]],"date-time":"2024-01-18T00:04:48Z","timestamp":1705536288000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9739887\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/tsp.2022.3161158","relation":{},"ISSN":["1053-587X","1941-0476"],"issn-type":[{"type":"print","value":"1053-587X"},{"type":"electronic","value":"1941-0476"}],"subject":[],"published":{"date-parts":[[2022]]}}}