{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:14:08Z","timestamp":1740132848114,"version":"3.37.3"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"DARPA and SRC funded Center for Ubiquitous Connectivity"},{"name":"Center for Codesign of Cognitive Systems"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Signal Process."],"published-print":{"date-parts":[[2024]]},"DOI":"10.1109\/tsp.2024.3394656","type":"journal-article","created":{"date-parts":[[2024,4,29]],"date-time":"2024-04-29T17:53:06Z","timestamp":1714413186000},"page":"2799-2811","source":"Crossref","is-referenced-by-count":0,"title":["Enhancing the Accuracy of 6T SRAM-Based In-Memory Architecture via Maximum Likelihood Detection"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1157-0127","authenticated-orcid":false,"given":"Hyungyo","family":"Kim","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4323-9164","authenticated-orcid":false,"given":"Naresh R.","family":"Shanbhag","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, Urbana, IL, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3065386"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2016.7472621"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.48550\/ARXIV.1706.03762"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CVPRW.2017.60"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3534678.3539070"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2014.6855225"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.3034117"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062995"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3056447"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778160"},{"key":"ref15","first-page":"1","article-title":"PIMCA: A 3.4-Mb programmable in-memory computing accelerator in 28nm for on-chip DNN inference","volume-title":"Proc. Symp. VLSI Technol.","author":"Yin","year":"2021"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2992886"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365958"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062985"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365766"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987714"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.23919\/vlsic.2019.8778028"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062949"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310398"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2022.3221284"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10181941"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CICC53496.2022.9772817"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2019.8683521"},{"article-title":"Noisy machines: Understanding noisy neural networks and enhancing robustness to analog hardware errors using distillation","year":"2020","author":"Zhou","key":"ref30"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.202100064"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2021.3130488"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP49357.2023.10096954"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP49357.2023.10095785"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502421"},{"key":"ref36","first-page":"1","article-title":"Fundamental limits on the precision of in-memory architectures","volume-title":"Proc. 39th Int. Conf. Comput.-Aided Des.","author":"Gonugondla","year":"2020"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2379613"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2782087"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3020286"}],"container-title":["IEEE Transactions on Signal Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/78\/10347386\/10510199.pdf?arnumber=10510199","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,27]],"date-time":"2024-06-27T05:06:01Z","timestamp":1719464761000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10510199\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/tsp.2024.3394656","relation":{},"ISSN":["1053-587X","1941-0476"],"issn-type":[{"type":"print","value":"1053-587X"},{"type":"electronic","value":"1941-0476"}],"subject":[],"published":{"date-parts":[[2024]]}}}