{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T02:11:01Z","timestamp":1725588661227},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,7]]},"DOI":"10.1109\/tsp49548.2020.9163455","type":"proceedings-article","created":{"date-parts":[[2020,8,11]],"date-time":"2020-08-11T18:52:41Z","timestamp":1597171961000},"page":"333-336","source":"Crossref","is-referenced-by-count":0,"title":["PAElib 2.0: Power&Area Aware Modeling of CMOS Digital Circuits in VHDL"],"prefix":"10.1109","author":[{"given":"Kirei Botond","family":"Sandor","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Calin Adrian","family":"Farcas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marina Dana","family":"Topa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1201\/9781420049671.ch18"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2014.6972437"},{"journal-title":"GHDL","year":"2020","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.4316\/AECE.2019.01002"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840769"},{"journal-title":"Alliance sxlib Cell Library","year":"2020","author":"petley","key":"ref8"},{"key":"ref7","article-title":"Nangate 45nm Open Cell Library","author":"knudsen","year":"2008","journal-title":"12th Si2\/OpenAccess+ Conference - April 16th"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.879797"},{"key":"ref9","article-title":"CMOS Power Consumption and Cpd Calculation","author":"instruments","year":"1997","journal-title":"Application Note"},{"key":"ref1","first-page":"23","article-title":"Low power digital circuit design","author":"sakurai","year":"2004","journal-title":"Proc 30th European Solid-State Circuits Conference 2004"}],"event":{"name":"2020 43rd International Conference on Telecommunications and Signal Processing (TSP)","start":{"date-parts":[[2020,7,7]]},"location":"Milan, Italy","end":{"date-parts":[[2020,7,9]]}},"container-title":["2020 43rd International Conference on Telecommunications and Signal Processing (TSP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9158468\/9163396\/09163455.pdf?arnumber=9163455","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,30]],"date-time":"2022-06-30T11:16:14Z","timestamp":1656587774000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9163455\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/tsp49548.2020.9163455","relation":{},"subject":[],"published":{"date-parts":[[2020,7]]}}}