{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T14:17:56Z","timestamp":1761401876919,"version":"3.37.3"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC and PIFI International Scholarship","doi-asserted-by":"publisher","award":["61550110250","2017VCT0001"],"award-info":[{"award-number":["61550110250","2017VCT0001"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Sustain. Comput."],"published-print":{"date-parts":[[2017,4,1]]},"DOI":"10.1109\/tsusc.2017.2706620","type":"journal-article","created":{"date-parts":[[2017,5,19]],"date-time":"2017-05-19T18:31:39Z","timestamp":1495218699000},"page":"154-166","source":"Crossref","is-referenced-by-count":9,"title":["Leveraging on Deep Memory Hierarchies to Minimize Energy Consumption and Data Access Latency on Single-Chip Cloud Computers"],"prefix":"10.1109","volume":"2","author":[{"given":"Tahir","family":"Maqsood","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikos","family":"Tziritas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thanasis","family":"Loukopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sajjad A.","family":"Madani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Samee U.","family":"Khan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng-Zhong","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","article-title":"Directed Graphs","author":"sedgewick","year":"2016","journal-title":"Algorithms"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.1998.666245"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/11682127_21"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2076501.2076512"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.71"},{"key":"ref10","first-page":"172","article-title":"Hierarchical place trees: A portable abstraction for task parallelism and data movement","author":"yan","year":"0","journal-title":"Proc Int Workshop Lang Compilers Parallel Comput"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2014.2300632"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/344588.344618"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2202700"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2013.6567593"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"809","DOI":"10.1109\/TCAD.2013.2238990","article-title":"Data placement and duplication for embedded multicore systems with scratch pad memory","volume":"32","author":"guo","year":"2013","journal-title":"IEEE Trans Comput -Aided Design Int Circuits Syst"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2012.322"},{"key":"ref17","first-page":"95","article-title":"Co-optimization of memory access and task scheduling on MPSoC architectures with multi-level memory","author":"he","year":"0","journal-title":"Proc 15th Asia South Pacific Design Autom Conf"},{"key":"ref18","first-page":"401","article-title":"Integrated scratchpad memory optimization and task scheduling for MPSoC architectures","author":"suhendra","year":"0","journal-title":"Proc Int Conf Compilers Archit Synth Embedded Syst"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2011.01.051"},{"article-title":"CACTI 6.0: A tool to understand large caches","year":"2009","author":"muralimanohar","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2287696.2287706"},{"key":"ref27","first-page":"88","article-title":"Tile64-processor: A 64-core soc with mesh interconnect","author":"bell","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf -Dig Tech Papers"},{"key":"ref3","article-title":"Intel rechisels the tablet on Moore's law","author":"clark","year":"2015","journal-title":"Wall Street J Digits Tech News Anal"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2656339"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2380445.2380461"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237004"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228438"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2283693"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1941487.1941507"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.119"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2013.148"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2012.2189768"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2010.2062192"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-009-0284-7"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.200"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2567939"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2376131"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1535\/itj.1103.01","article-title":"Integration challenges and tradeoffs for tera-scale architectures","volume":"11","author":"azimi","year":"2007","journal-title":"Intel Techn J"}],"container-title":["IEEE Transactions on Sustainable Computing"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/7274860\/7979638\/7932118-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7274860\/7979638\/07932118.pdf?arnumber=7932118","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:54:57Z","timestamp":1649444097000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7932118\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4,1]]},"references-count":34,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tsusc.2017.2706620","relation":{},"ISSN":["2377-3782","2377-3790"],"issn-type":[{"type":"electronic","value":"2377-3782"},{"type":"electronic","value":"2377-3790"}],"subject":[],"published":{"date-parts":[[2017,4,1]]}}}