{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:42:27Z","timestamp":1761324147795,"version":"3.37.3"},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Sustain. Comput."],"published-print":{"date-parts":[[2018,10,1]]},"DOI":"10.1109\/tsusc.2018.2823542","type":"journal-article","created":{"date-parts":[[2018,4,5]],"date-time":"2018-04-05T23:39:48Z","timestamp":1522971588000},"page":"289-305","source":"Crossref","is-referenced-by-count":16,"title":["Analysing the Role of Last Level Caches in Controlling Chip Temperature"],"prefix":"10.1109","volume":"3","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1679-6210","authenticated-orcid":false,"given":"Shounak","family":"Chakraborty","sequence":"first","affiliation":[]},{"given":"Hemangee K.","family":"Kapoor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1621960.1621964"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2159542.2159545"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545232"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2002.1106012"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2162348"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594306"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187576"},{"key":"ref35","first-page":"592","article-title":"Thermal management of on-chip caches\n through power density minimization","author":"ku","year":"2005","journal-title":"Proc Annu IEEE\/ACM Int Symp Microarchitecture"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2013.6604475"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-014-1140-y"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837417"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VLDI-DAT.2013.6533805"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2480741.2480749"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2187671.2187675"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2012.117"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2092795"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.213"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077670"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2891409"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165643"},{"key":"ref25","doi-asserted-by":"crossref","DOI":"10.1145\/2390191.2390197","article-title":"Online thermal control methods for multiprocessor systems","volume":"18","author":"zanini","year":"2013","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"ref50","first-page":"1301","article-title":"Spintronic memristor based temperature sensor design with CMOS current reference","author":"bi","year":"2012","journal-title":"Proc Des Autom Test Eur Conf Exhib"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"ref11","first-page":"294","article-title":"Orion: A power-performance simulator for\n interconnection networks","author":"wang","year":"2002","journal-title":"35th Annual IEEE\/ACM Intl Symp on Microarchitecture"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.24"},{"article-title":"Hotspot\n 6.0: Validation, acceleration and extension","year":"2015","author":"zhang","key":"ref12"},{"article-title":"CACTI\n 6.0: A Tool to Model Large Caches","year":"2007","author":"naveen","key":"ref13"},{"key":"ref14","first-page":"105","article-title":"Efficient\n behavior-driven runtime dynamic voltage scaling policies","author":"martonosi","year":"2005","journal-title":"Proc IEEE\/ACM\/IFIP Int Conf Hardware\/Software Codesign Syst Synthesis"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2333741"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850860"},{"key":"ref17","first-page":"123","article-title":"System level analysis of fast, per-core DVFS using\n on-chip switching regulators","author":"kim","year":"2008","journal-title":"Proc IEEE 14th Int High Perform Comput Arch Symp"},{"key":"ref18","first-page":"1884","article-title":"Temperature-aware scheduling and assignment for hard real-time applications on MPSoCs","author":"chantem","year":"2008","journal-title":"Des Autom Test Eur"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2161308"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2013.11.001"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687458"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2907946"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2017.3"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2015.1373"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081373"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.06.012"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/WAMCA.2011.14"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785565"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2000.155259"},{"year":"2014","key":"ref44"},{"key":"ref43","first-page":"589","article-title":"TSIC: Thermal scheduling simulator for chip multiprocessors","author":"stavrou","year":"2005","journal-title":"Proc 10th Panhellenic Conf Informatics"}],"container-title":["IEEE Transactions on Sustainable Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7274860\/8568955\/08331887.pdf?arnumber=8331887","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T04:27:15Z","timestamp":1643257635000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8331887\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10,1]]},"references-count":50,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tsusc.2018.2823542","relation":{},"ISSN":["2377-3782","2377-3790"],"issn-type":[{"type":"electronic","value":"2377-3782"},{"type":"electronic","value":"2377-3790"}],"subject":[],"published":{"date-parts":[[2018,10,1]]}}}